Boots – shoes – and leggings
Patent
1993-10-29
1995-03-28
Trans, Vincent N.
Boots, shoes, and leggings
364489, 364488, G06F 1560
Patent
active
054023580
ABSTRACT:
A method for creating a physical layout of an analog integrated circuit characterized by the steps of developing a library of device modules and then assembling the device modules in an iterative fashion to create the desired analog circuit. The iterative process is preferably performed in a computerized spreadsheet program by developing an initial tiling script for the device modules, calculating the operating specifications of the circuit produced by the tiling script, comparing the calculated operating specifications against the desired operating parameters of the circuit and modifying the tiling script and repeating the process until the calculated operating specifications meet the desired operating parameters. In one embodiment the desired operating parameters include operating parameters of the analog circuit taken as a whole and in another embodiment the desired operating parameters include operating parameters of individual devices within the analog circuit. The device modules may be combined in a variety of fashions to make transistors and other devices of various operating specifications.
REFERENCES:
patent: T940013 (1975-11-01), Ho
patent: 4933860 (1990-06-01), Liu
patent: 4967367 (1990-10-01), Piednoir
IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989 Cell Libraries and Assembly Tools for Analog/Digital CMOS and BiCMOS Application-Specific Integrated Circuit Design by M. Smith et al.
H. Heeb and W. Fichtner, GRAPES: A Module Generator Based on Graph Planarity, Nov. 1987, pp. 428-431.
R. J. Duffin, Toplogy of series-parallel networks, 1965, pp. 308-318.
S. Chakravarty et al, On Optimizing nMos and Dynamic CMOS Functional Cells, 1990, pp. 1701-1704.
C. Hwant, Y. Hateh, et al, An Optimal Transistor-Chaining Algorithm for CMOS Cell Layout, 1989, pp. 344, 347.
A. Domic et al, CLEO: a CMOS layout generator, Nov. 1989, pp. 340-343.
Y. M. Hunag and M. Sarrafzadeh, Parallel Algorithmy for Mimimum dual-cover with applications to CMOS layout, Aug. 1988, pp. 26-33.
D. Hill, Sc2:A Hybrid Automatic Layout System, Nov. 1985, pp. 172-174.
R. L. Maziasz et al, Layout Optimization of Static CMOS Functional Cells, Jul. 1990, pp. 708-719.
H. Cai, S. Note et al, A Data Path Layout Assembler for High Performance DSP Circuits, 1990, pp. 306-311.
N. Matsumoto, Y. Watanabe et al, Datapath Generator Based on Gate-Level Symbolic Layout, 1990, pp. 388-393.
T. Lager, Lager IV Tools Users Manual, On-Line Documentation for Public Domain UC Berkeley CAD Tools, Jun. 1990, pp. 1-3, Rev. 2.0.
T. Lager IV, Release 3.1, Lager IV Tools Users Manual, On-Line Documentation, Nov. 1991, pp. 1-10.
A. R. Newton, Symbolic Layout and Procedural Design, 1987, pp. 65-113.
Design Methodologies for VLSI Systems, Analog Digital ASIC Design, pp. 60-61.
Successful ASIC Design the First Time Through, Van Nostrand Reinhold, 1991, p. 18.
S. Wimer, R. Pinter, Optimal Chaining of CMOS Transistors in a Functional Cell, 1987, pp. 795-801.
G. Thuau, G. Saucier, Optimized Layout of MOS Cells, 1988, pp. 79-87.
VLSI Technology, Inc. VLSIslice Silicon Compiler Language and Development Tool, 14 Mar. 1991, pp. 1-89.
Portmann Clemenz L.
Smith Michael J. S.
Trans Vincent N.
VLSI Technology Inc.
LandOfFree
Method and structure for the automated design of analog integrat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for the automated design of analog integrat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for the automated design of analog integrat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2256190