Method and structure for providing error correction code and par

Details Method and structure for providing error correction code and par Method and structure for providing error correction code and par

1994-01-28

1995-01-03

Ruggiero, Joseph

Excavating

371 511, G06F 1110

Patent

active

053793048

ABSTRACT:
A SIMM is provided which adds ECC onto a computer system which system does not have ECC capabilities. The SIMM has ECC on board, and does ECC on each byte of a data word. Thus, individual bytes of multiple data words can be written without the need for read-modify-write cycles. Also, parity of the written data bytes is checked, and check bits used for the ECC are manipulated to check parity on the read cycle. Hence, additional or dynamically changeable wait states need not be present in the system. Therefore, the SIMM is usable on a great number of different computer systems without modification.

REFERENCES:
patent: 4850892 (1989-07-01), Clayton et al.
patent: 5014273 (1991-05-01), Gagliardo et al.
patent: 5058115 (1991-10-01), Blake et al.
patent: 5070450 (1991-12-01), Holman, Jr. et al.
patent: 5127014 (1992-06-01), Raynham
patent: 5235602 (1993-08-01), Klim
patent: 5241643 (1993-08-01), Durkin et al.

Affiliated with

Also associated with

Rating

Method and structure for providing error correction code and par does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and structure for providing error correction code and par, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for providing error correction code and par will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2216809