Static information storage and retrieval – Floating gate – Particular biasing
Patent
1991-02-20
1993-12-21
Heyman, John S.
Static information storage and retrieval
Floating gate
Particular biasing
365218, 365900, G11C 1602, G11C 1140
Patent
active
052726690
ABSTRACT:
A novel method and structure are taught for narrowing the distribution of charge on the floating gates after electrical erasure of a population of cells. This allows faster programming following erasure. An additional recovery step is performed after erasure and prior to programming. The recovery step serves to adjust the state of erasure of the cells such that the distribution of the amount of erasure of each cell in the population of cells is reduced. This is accomplished in order to cause those cells which would have a relatively high floating gate voltage V.sub.FG after erasure to be recovered such that their floating gate voltage is made less positive, while having little or no effect on the floating gate voltage of cells which are not overerased. The recovery is performed either as a final step in the erase operation, a separate recovery step independent of the erase or program operations, or as a preliminary step during the programming operation. Recovery can be performed on all memory cells simultaneously, blocks or groups of memory cells in sequence, or individual memory cells in sequence. The recovery step is performed utilizing a low control gate voltage, which voltage is approximately equal to or slightly greater than the threshold voltage of the select transistor, which generates a relatively high floating gate current for over-erased cells, causing them to be significantly less over-erased.
REFERENCES:
patent: 4328565 (1982-05-01), Harari
patent: 4531203 (1985-07-01), Masuoka et al.
patent: 4561044 (1985-12-01), Kuo et al.
patent: 4639893 (1987-01-01), Eitan
patent: 4797856 (1989-01-01), Lee et al.
patent: 4996571 (1991-02-01), Kume et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5097444 (1992-03-01), Fong
patent: 5122985 (1992-06-01), Santin
patent: 5132935 (1992-07-01), Ashmore
"An 8K EEPROM Using the SIMOS Storage Cell", by Burkhard Giebel, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 3, Jun. 1980, pp. 311-315.
"A 128K Flash EEPROM Using Double-Polysilicon Technology", by Gheorghe Samachisa et al., IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 676-683.
"EPROM Cell with High Gate Injection Efficiency", by M. Kamiya et al., Semiconductor Dept., Daini-Seikosha Co., Ltd., Matsudo, Japan, 1982 IEEE, pp. 741-744.
"An In-System Reprogrammable 32K.times.8 CMOS Flash Memory", by Virgil Niles Kynett et al., IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1157-1163.
"A 5-Volt Contactless Array 256KBit Flash EEPROM Technology", by M. Gill et al., Texas Instruments Inc., 1988 IEEE, pp. 428-431.
"A 5 Volt High Density Poly-Poly Erase Flash EPROM Cell", by R. Kazerounian et al., Waferscale Integration, Inc., 1988 IEEE, pp. 436-439.
"New Device Technologies for 5V-Only 4Mb EEPROM with NAND Structure Cell", by M. Momodomi et al., ULSI Research Center, 1988 IEEE, pp. 412-415.
"A Flash-Erase EEPROM Cell with an Asymmetric Source and Drain Structure", by H. Kume et al., Technical Digest of the IEEE International Electron Devices Meeting, Dec. 1987, pp. 560-563, IEEE.
"Triple Level Polysilicon EEPROM with Single Transistor Per Bit", by J. Kupec et al., IEDM Technical Digest, 1980, IEEE, pp. 602-606.
"A 256K Flash EEPROM Using Triple Polysilicon Technology", by F. Masuoka et al., Digest of Technical Papers, IEEE International Solid-State Circuits Conf. Feb. 1985, pp. 168-169 & 335.
"An In-System Reprogrammable 256K CMOS Flash Memory", by V. N. Kynett et al., Digest of Technical Papers, IEEE International Solid-State Circuits Conf., Feb. 1988, pp. 132-133.
"A New EPROM Cell with a Side-Wall Floating Gate for High-Density and High-Performance Device", by Y. Mizutani et al., IEDM Technical Digest, 1985, pp. 635-638.
"A Novel High-Speed, 5-Volt Programming EPROM Structure with Source-Side Injection", by A. T. Wu et al., 1986 IEDM Technical Digest, pp. 584-587.
"A Programmable 256K CMOS EPROM with On-Chip Test Circuits", by S. Tanaka et al., 1984 ISSCC Digest of Technical Papers, pp. 148-149.
"Hi-CMOS III Technology", by S. Meguro et al., 1984 IEDM Technical Digest, pp. 59-62.
"A Very Small Schottky Barrier Diode with Self-Aligned Guard Ring for VLSI Application", by S. Kim, 1979 IEDM Technical Digest, pp. 49-53.
"Endurance Model for Textured-Poly Floating Gate Memories", by H. A. R. Wegener, Technical Digest of the IEEE International Electron Device Meeting, Dec. 1984 pp. 480-483, IEDM.
"An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage", by M. Horiguchi et al., IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp. 27-33.
"An Experimental 2-Bit/Cell Storage DRAM for Macro Cell or Memory-on-Logic Application", by T. Furuyama et al., IEEE Custom Integrated Circuits Conf., May 1988, pp. 4.4.1-4.4.4.
Fong Yupin K.
Samachisa Gheorghe
Caserza Steven F.
Heyman John S.
SunDisk Corporation
LandOfFree
Method and structure for programming floating gate memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for programming floating gate memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for programming floating gate memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-313712