Method and structure for accessing semi-associative cache memory

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395403, 395412, 395468, G06F 1208

Patent

active

057218633

ABSTRACT:
A structure and method of operation of a cache memory are provided. The cache memory is organized such that the data on a given line of any page of the main memory is stored on the same line of a page of the cache memory. Two address memories are provided, one containing the first eight bits of the virtual address of the page of the data in main memory and the second the entire real page address in main memory. When an address is asserted on the bus, the line component of the address causes each of those lines from the cache memory to read out to a multiplexor. At the same time, the eight bit component of the virtual address is compared in the first memory to the eight bits of each line stored in the first memory, and if a compare is made, the data on that line from that page of cache memory is read to the CPU. Also, the entire real address is compared in the second memory, and if a match does not occur, the data from the cache to the CPU is flagged as invalid data. A structure and method are also provided to determine if duplicate addresses exist in the second address memory.

REFERENCES:
patent: 4969122 (1990-11-01), Jensen
patent: 5051997 (1991-09-01), Sakashita et al.
patent: 5077826 (1991-12-01), Grohoski et al.
patent: 5099481 (1992-03-01), Miller
patent: 5107501 (1992-04-01), Zorian
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5224101 (1993-06-01), Popyack, Jr.
patent: 5258986 (1993-11-01), Zerbe
patent: 5301156 (1994-04-01), Talley
patent: 5311520 (1994-05-01), Raghavachari
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5351213 (1994-09-01), Nakashima
patent: 5377148 (1994-12-01), Rajsuman
patent: 5388104 (1995-02-01), Shirotori et al.
patent: 5574875 (1996-11-01), Stansfield et al.
"Testing Embedded Single and Multi-Port RAMs Using BIST and Boundary Scan," Alves, et al. IMAG/TIMA Laboratory publication, 1992 IEEE.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and structure for accessing semi-associative cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and structure for accessing semi-associative cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for accessing semi-associative cache memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1880924

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.