Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2008-07-01
2008-07-01
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07395305
ABSTRACT:
A method for incrementing, decrementing or two's complementing a first string of bits includes generating an auxiliary string of bits as a function of the first string, and logically combining the auxiliary string with the first string to generate a corresponding output string. A least significant bit of the auxiliary string is independent from the bits of the first string, and any other bit of the auxiliary string. The method is particularly convenient for generating an overflow flag when the number to be output exceeds the representation interval. An overflow flag is generated by logically combining the most significant bits of the first and auxiliary strings.
REFERENCES:
patent: 3532866 (1970-10-01), Cliff
patent: 3989940 (1976-11-01), Kihara
patent: 4153939 (1979-05-01), Kudou
patent: 4218750 (1980-08-01), Carter et al.
patent: 4417316 (1983-11-01), Best
patent: 4486851 (1984-12-01), Christopher et al.
patent: 4534010 (1985-08-01), Kobayashi et al.
patent: 4953115 (1990-08-01), Kanoh
patent: 5146479 (1992-09-01), Okada et al.
patent: 5333120 (1994-07-01), Gilber't
Hashemian et al., A New Parallel Technique for Design of Decrement/Increment and Two's Complement Circuits, Proceedings of the Midwest Symposium on Circuits and Systems, Monterey, May 14-17, 1991, New York, US, vol. 2 Symp. 34, May 14, 1991, pp. 887-890, XP000333546.
Sone et al., A 10-b 100-Msample/s Pipelined Subranging BiCMOS ADC, IEEE Journal of Solid-State Circuits, IEEE Inc. New York, US, vol. 28, No. 12, Dec. 1, 1993, pp. 1180-1186, XP000435890.
Stan et al., Synchronous Up/Down Counter with Clock Period Independent of Counter Size, Proceedings 13thIEEE Symposium on Computer Arithmetic, CA, Jul. 6-9, 1997, pp. 274-281, XP00788135.
Parhami, Computer Arithmetic Algorithms and Hardware Designs, 2000, Oxford University Press, New York, XP002245799, Sections 5.2 and 5.5, pp. 78-80, 83-85.
Allen Dyer Doppelt Milbrath & Gilchrist, P.A.
Jorgenson Lisa K.
Mai Tan V.
STMicroelectronics S.r.l.
LandOfFree
Method and relative circuit for incrementing, decrementing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and relative circuit for incrementing, decrementing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and relative circuit for incrementing, decrementing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2803425