Method and related device for reducing data transition in...

Details Method and related device for reducing data transition in... Method and related device for reducing data transition in...

2008-05-20

2011-12-06

Nguyen, Steven H (Department: 2473)

Multiplex communications

Channel assignment techniques

Details of circuit or interface for connecting user to the...

C370S471000

Reexamination Certificate

active

08073004

ABSTRACT:
Reducing data transitions in a data transmission interface includes receiving first data and second data, among which the first data is data being transmitted by the data transmission interface and the second data is next data of the first data in a timing sequence. Corresponding data bits of the first data and the second data are compared to compute how many data bits undergo data transition. If the number of data bits undergoing data transition is greater than half the number of data bits the data transmission interface is capable of transmitting simultaneously, an encoding mode is activated to encode the second data, and an encoding result corresponding to the second data is outputted.

REFERENCES:
patent: 2004/0052375 (2004-03-01), Craft et al.
patent: 2004/0054830 (2004-03-01), Craft et al.
Stan, Bus-Invert Coding for Low Power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Mar. 1995, p. 49-58, vol. 3, No. 1.

Affiliated with

Also associated with

Rating

Method and related device for reducing data transition in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and related device for reducing data transition in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and related device for reducing data transition in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4306399