Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2008-07-15
2011-11-29
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
Reexamination Certificate
active
08069427
ABSTRACT:
A method of designing a semiconductor integrated circuit includes: performing a circuit simulation of a cell with changing a parameter that specifies a layout pattern around the cell; and generating a delay function expressing a delay value of the cell as a function of the parameter, based on a result of the circuit simulation. The method further includes: generating a layout data indicating a layout of the semiconductor integrated circuit, based on a cell-based design technique. The method further includes: referring to the generated layout data to extract the parameter associated with a target cell included in the semiconductor integrated circuit; and calculating a delay value of the target cell by using the extracted parameter and the delay function.
REFERENCES:
patent: 5847967 (1998-12-01), Asao
patent: 6363516 (2002-03-01), Cano et al.
patent: 6953696 (2005-10-01), Yamauchi
patent: 7231626 (2007-06-01), Hoff et al.
patent: 7360191 (2008-04-01), Chang et al.
patent: 7482671 (2009-01-01), Toda et al.
patent: 2005/0108666 (2005-05-01), Chang et al.
patent: 2005/0132306 (2005-06-01), Smith et al.
patent: 2006/0010409 (2006-01-01), Tamaki et al.
patent: 2006/0142987 (2006-06-01), Ishizu et al.
patent: 2006/0184908 (2006-08-01), Minami et al.
patent: 2007/0026627 (2007-02-01), Kim
patent: 2007/0033558 (2007-02-01), Nakagawa et al.
patent: 2007/0094623 (2007-04-01), Chen et al.
patent: 2007/0132056 (2007-06-01), Williams
patent: 2007/0136705 (2007-06-01), Hosono
patent: 2003-23080 (2003-01-01), None
patent: 2006-178907 (2006-07-01), None
patent: 2007-36249 (2007-02-01), None
Kenta Yamada, USPTO Notice of Allowance, U.S. Appl. No. 12/219,058, filed Nov. 26, 2010, 11 pages.
U.S. Appl. No. 12/219,058, filed Jul. 15, 2008, NEC Electronics Corp.
U.S. Appl. No. 12/219,057, filed Jul. 15, 2008, NEC Electronics Corp.
Kenta Yamada, USPTO, Office Action, U.S. Appl. No. 12/219,057, filed Apr. 4, 2011, 11 pages.
Foley & Lardner LLP
Renesas Electronics Corporation
Siek Vuthe
LandOfFree
Method and program for designing semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and program for designing semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and program for designing semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4310170