Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-04-19
2011-04-19
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S051000
Reexamination Certificate
active
07930665
ABSTRACT:
The method of designing a semiconductor integrated circuit of the embodiment is characterized in: reading from a memory unit a fundamental property value of a cell constituting a semiconductor integrated circuit in a case in which a variation of a property value is not taken into consideration, and reading from a memory unit variation coefficients of the property value of the cell corresponding to a dimension of a transistor constituting the cell; and performing a static timing analysis on the semiconductor integrated circuit by using the read variation coefficients and fundamental property value.
REFERENCES:
patent: 5365463 (1994-11-01), Donath et al.
patent: 7131082 (2006-10-01), Tsukiyama et al.
patent: 7219320 (2007-05-01), Kawano et al.
patent: 7401307 (2008-07-01), Foreman et al.
patent: 7487475 (2009-02-01), Kriplani et al.
patent: 7669154 (2010-02-01), Hosono
patent: 7673260 (2010-03-01), Chen et al.
patent: 2004/0254776 (2004-12-01), Andou
patent: 2005/0081171 (2005-04-01), Kawano et al.
patent: 9-311877 (1997-12-01), None
patent: 2001-168200 (2001-06-01), None
patent: 2005-79162 (2005-03-01), None
patent: 2005-122298 (2005-05-01), None
patent: 03/060776 (2003-07-01), None
Japanese Notice of Rejection Grounds, Partial English-language translation, mailed Jan. 18, 2011 for corresponding Japanese Patent Application No. 2006-296098.
Fujitsu Patent Center
Fujitsu Semiconductor Limited
Garbowski Leigh Marie
LandOfFree
Method and program for designing semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and program for designing semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and program for designing semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2624976