Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2002-05-28
2004-05-25
Nguyen, Minh (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S149000, C375S376000, C331SDIG002
Reexamination Certificate
active
06741110
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for generating clocks generally and, more particularly, to a method and/or architecture for generating multiphase high speed clocks.
BACKGROUND OF THE INVENTION
High bit error rates at high clock rates can limit clock speeds. Conventional clock circuits are implemented having intermediate stages of delay lines or ring oscillators to generate additional clock phases. For example, conventional delay locked loop clock circuits configured to generate four phases include eight serially connected inverter stages and tap every other stage to obtain the four output clock phases. However, conventional clock circuits have one or more of the following deficiencies (i) at high clock rates, the delay through each stage is too great relative to the clock rate and/or (ii) for higher degrees of phase resolution greater numbers of stages are implemented (i.e., to generate 32 phases of a clock, 64 stages are implemented) which can cause even greater delays, excessive chip area, and/or excessive cost.
It would be desirable to have an architecture and/or method for generating multiphase clock signals that may (i) reduce or eliminate latch setup and/or hold errors, (ii) implement programmable phase adjustment, (iii) provide phase adjustment in response to one or more error rates, (iv) be implemented in double data rate applications, and/or (v) be implemented in high clock signal rate applications.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a first circuit, a second circuit, and a third circuit. The first circuit may be configured to generate a first phase control signal in response to a phase difference between an input clock signal and an output clock signal. The second circuit may be configured to generate a second phase control signal in response to a phase adjust signal. The third circuit may be configured to generate the output clock signal in response to a phase adjustment of the input clock signal. The phase adjustment may be generated in response to a sum of the first and second phase control signals.
The objects, features and advantages of the present invention include providing a high speed architecture and/or method for generating multiphase clock signals that may (i) implement very accurate clock signal phase offset adjustment, (ii) implement predetermined increments of phase adjustment, (iii) be implemented in double data rate applications, (iv) implement user programmable phase adjustment, (v), implement phase adjustment in response to one or more error rates, (vi) reduce or eliminate latch setup and hold errors, (vii) generate two rising edge and/or two falling edge clock signals, and/or (viii) be implemented in high clock signal rate applications.
REFERENCES:
patent: 5943382 (1999-08-01), Li et al.
patent: 6025743 (2000-02-01), Abe
patent: 6043717 (2000-03-01), Kurd
patent: 6380776 (2002-04-01), Yocom
patent: 6411142 (2002-06-01), Abbasi et al.
patent: 6597218 (2003-07-01), Gauthier et al.
Maiorana PC Christopher P.
Nguyen Minh
LandOfFree
Method and/or circuit for generating precision programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and/or circuit for generating precision programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and/or circuit for generating precision programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3231552