Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-03-08
2011-03-08
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S052000, C716S111000
Reexamination Certificate
active
07904862
ABSTRACT:
A method and mechanism is disclosed for identifying spacing and clearance based rule violations in an IC design. Shadows are employed to identify spacing and clearance based rule violations. The shadow approach of is particularly useful to identify width-dependent spacing and clearance violations, while avoiding false positives that exist with alternate approaches. The embodiments can be used with any type, configuration, or shape of layout objects.
REFERENCES:
patent: 5157618 (1992-10-01), Ravindra et al.
patent: 5281558 (1994-01-01), Bamji et al.
patent: 5481473 (1996-01-01), Kim et al.
patent: 5805860 (1998-09-01), Parham
patent: 5911061 (1999-06-01), Tochio et al.
patent: 6035106 (2000-03-01), Carruthers et al.
patent: 6189132 (2001-02-01), Heng et al.
patent: 6253363 (2001-06-01), Gasanov et al.
patent: 6324675 (2001-11-01), Dutta et al.
patent: 6349403 (2002-02-01), Dutta et al.
patent: 6505327 (2003-01-01), Lin
patent: 7100129 (2006-08-01), Salowe et al.
patent: 7222322 (2007-05-01), Chyan et al.
patent: 7454721 (2008-11-01), Hibbeler et al.
patent: 7487479 (2009-02-01), Malik et al.
patent: 2002/0059194 (2002-05-01), Choi et al.
patent: 2005/0044514 (2005-02-01), Wu et al.
Cadence Design Systems Inc.
Siek Vuthe
Vista IP Law Group LLP
LandOfFree
Method and mechanism for performing clearance-based zoning does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and mechanism for performing clearance-based zoning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and mechanism for performing clearance-based zoning will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2733299