Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2000-11-29
2003-12-02
Le, N. (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S537000, C324S073100
Reexamination Certificate
active
06657451
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to a system for entering an electronic test pattern into an intergrated circuit. The testing proper should be effected through using only a low number of test data pins. The presenting of selfclocking test data as a serial string would need only a single pin. However, a principal problem then remains to recognize the instant of a transition from normal or functional usage to testing. An advantageous test methodology would, for controlling this transition, need no additional and reserved control pin that would have no usage in the functional mode. Importantly, the circuit should not slip into the test mode during normal usage due to some signal pattern that were then received on the pin that would be used for receiving the test forcing pattern. The signals that were to control the transition should thus be made readily and uniformly distinguishable from the signals that would be presented in normal use to the pin in question.
Various older proposals have been brought forward, inter alia the use of two pins to enter a special test sequence into an in-circuit shift register, which scheme would necessitate more test control pins. An alternative to the present invention is to apply a high voltage to steer the circuit to the test mode. Although this would by itself represent a reliable procedure, the necessity for coping with such a higher voltage would require taking extra measures for good insulation and the like. Generally, it would be advisable for reasons of low cost to use only a single pin for presenting a pattern that would serve to detect an impending start of a test procedure, and to use signals at or near standard voltage levels.
SUMMARY TO THE INVENTION
In consequence, amongst other things, it is an object of the present invention to signal an impending transition to a test procedure by using only a single test pin and to apply thereto signals at or near standard voltages.
Now therefore, according to one of its aspects the invention is a system or entering an electronic test pattern into an integrate circuit.
The invention also relates to a method of entering an electronic test pattern into an integrate circuit.
REFERENCES:
patent: 5109190 (1992-04-01), Sakashita et al.
patent: 5161159 (1992-11-01), McClure et al.
patent: 5198758 (1993-03-01), Iknaian et al.
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 6101457 (2000-08-01), Barch et al.
patent: 6157201 (2000-12-01), Leung et al.
Koninklijke Philips Electronics , N.V.
Le N.
Sundaram T R
Waxler Aaron
LandOfFree
Method and integrated circuit arranged for feeding a test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and integrated circuit arranged for feeding a test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and integrated circuit arranged for feeding a test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3095871