Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Patent
1993-07-13
1995-08-01
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
257370, 257506, 257510, H01L 2712
Patent
active
054382211
ABSTRACT:
A dielectrically isolated island architecture in which the island is contoured inwardly to form one or more projections that penetrate a well separating two regions in the island to assure that the two regions will be electrically isolated without additional processing steps.
REFERENCES:
patent: 3378737 (1968-04-01), Welty
patent: 3725146 (1973-04-01), Roder
patent: 4602419 (1986-07-01), Harrison et al.
patent: 5270569 (1993-12-01), Beasom
Crane Sara W.
Harris Corporation
LandOfFree
Method and device in which bottoming of a well in a dielectrical does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device in which bottoming of a well in a dielectrical, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device in which bottoming of a well in a dielectrical will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-735196