Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1998-05-19
2000-08-22
Zweizig, Jeffrey
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327211, 327214, H03K 3356
Patent
active
061078522
ABSTRACT:
A method and device are disclosed for the reduction of the penalty associated with inserting a latch in a circuit which is utilized to implement an integrated circuit in a data-processing system. A semiconductor device is disclosed which includes a main latch circuit, a feedback latch circuit and an output terminal. The main latch circuit is capable of receiving an input data signal and an input clock signal. The main latch circuit generates a latch output signal in response to the input data and clock signals. The feedback latch circuit is capable of receiving the latch output signal from the main latch circuit and storing the latch output signal. The feedback latch circuit is capable of generating a feedback latch circuit output signal which is received by the main latch circuit to maintain the latch output signal. The output terminal of the device is coupled to the feedback latch circuit for outputting a device output signal which is equal to the feedback latch circuit output signal.
REFERENCES:
patent: 3812384 (1974-05-01), Skorup
patent: 4617480 (1986-10-01), Au
patent: 4970407 (1990-11-01), Patchen
patent: 5103116 (1992-04-01), Sivilotti et al.
patent: 5132577 (1992-07-01), Ward
patent: 5173618 (1992-12-01), Eisenstadt
patent: 5189315 (1993-02-01), Akata
patent: 5459421 (1995-10-01), Shaw
patent: 5463340 (1995-10-01), Takabatake et al.
patent: 5767716 (1998-06-01), Ko
Durham Christopher McCall
Kodali Visweswara Rao
Lee Michael Ju Hyeok
Sharma Harsh Dev
England Anthony V. S.
International Business Machines - Corporation
Zweizig Jeffrey
LandOfFree
Method and device for the reduction of latch insertion delay does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for the reduction of latch insertion delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for the reduction of latch insertion delay will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-585251