Method and device for reducing high frequency error...

Details Method and device for reducing high frequency error... Method and device for reducing high frequency error...

2008-06-03

2008-06-03

Chin, Vivian (Department: 2615)

Electrical audio signal processing systems and devices

Noise or distortion suppression

C381S013000, C381S094700, C381S094800, C332S159000, C332S160000, C332S161000, C332S162000, C330S149000, C330S20700P

Reexamination Certificate

active

07382887

ABSTRACT:
A method and device for reducing error components of a multi-channel modulator. The method comprises the steps of inverting substantially half of the channels of a modulator, and reducing error components between said inverted channels and said non inverted channels by inductive and/or capacitive summing. The method is especially suitable for synchronized pulses and similar signals to be modulated.

REFERENCES:
patent: 3989897 (1976-11-01), Carver
patent: 4208547 (1980-06-01), Simeau
patent: 5826181 (1998-10-01), Reed
patent: 5963589 (1999-10-01), Nagano et al.
patent: 6181796 (2001-01-01), Johnson
patent: 6285754 (2001-09-01), Sun et al.
patent: 6297693 (2001-10-01), Pullen
patent: 0629054 (1994-12-01), None
patent: 9721211 (1997-06-01), None

Affiliated with

Also associated with

Rating

Method and device for reducing high frequency error... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for reducing high frequency error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for reducing high frequency error... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2807935