Method and device for providing symetrical monitoring of ESD...

Details Method and device for providing symetrical monitoring of ESD... Method and device for providing symetrical monitoring of ESD...

2000-10-17

2002-10-22

Nguyen, Vinh P. (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

C324S750010

Reexamination Certificate

active

06469536

ABSTRACT:

FIELD OF THE INVENTION
The present invention generally relates to a method and device for testing an integrated circuit.
BACKGROUND OF THE INVENTION
For semiconductor integrated circuits, generally new chip designs have to fulfill certain electrostatic discharge criteria. For evaluating the robustness of the integrated circuits, dedicated testing is performed wherein predetermined stress signals are applied to a device under test. A stress source is used to generate the transient, which propagates from a pad or pin of the device under test to another terminal. The failures, which may occur during testing, are often only locatable with severe difficulties. In other words, thorough investigations of the damaged integrated circuits have to be performed in order to locate the defective area(s) of the integrated circuit. However, in order to design more robust structures, the knowledge about the exact location of the defects and the corresponding failure mechanism is absolutely necessary.
Electrostatic discharge (ESD) together with electrical overstress cause about 35% of all integrated circuit failures. ESD can occur for example by touching a circuit while installing it onto a printed circuit board or similar. The design efforts in order to reduce these electrostatic discharge failures amount to several million dollars a year. Besides engineer hours and the corresponding resources, material costs, for example masks, become necessary. Moreover, ESD problems often prevent short product development times.
The present invention seeks to provide to a method and device for testing integrated circuits, which mitigate or avoid problems and other disadvantages and limitations of the prior art.


REFERENCES:
patent: 4680635 (1987-07-01), Khurama
patent: 4755874 (1988-07-01), Esrig et al.
patent: 5270655 (1993-12-01), Tomita
patent: 5301006 (1994-04-01), Bruce

Affiliated with

Also associated with

Rating

Method and device for providing symetrical monitoring of ESD... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for providing symetrical monitoring of ESD..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for providing symetrical monitoring of ESD... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2948562