Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2005-09-13
2005-09-13
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C331S00100A, C375S376000, C327S002000
Reexamination Certificate
active
06943601
ABSTRACT:
A phase detection system is used in particular in a Delay-Locked Loop (DLL) to generate, as a function of phase differences of different signals (1, 2, 3), at least one control signal for changing the phase delay of phase delay elements (8, 9) in order to obtain a defined phase delay between the signals (1, 2, 3). For this purpose, an up signal for increasing the phase delay and a down signal for reducing the phase delay are advantageously generated, both of which signals act on a charge pump (21) the output signal of which can be used to control the phase delay elements (8, 9). To be able to control even very small phase differences, the up signal and the down signal are generated in such a way that in the steady oscillating state they simultaneously adopt their active switching state for a certain duration during each period. To obtain good control performance of the phase delay of the two phase delay elements (8, 9), in particular even at high frequencies, the up signal and the down signal are generated according to the invention in such a way that in the steady oscillating state, i.e. when the phase delay of both phase delay elements (8, 9) corresponds to the reference phase delay, they each adopt their active switching state for at least one-quarter of the period duration of an input signal (1). The up signal and the down signal are preferably generated by a circuit arrangement of logic gates (10-19, 22-32).
REFERENCES:
patent: 5220206 (1993-06-01), Tsang et al.
patent: 5408200 (1995-04-01), Buhler
patent: 5633899 (1997-05-01), Fiedler et al.
patent: 5818270 (1998-10-01), Hamza
patent: 6304116 (2001-10-01), Yoon et al.
patent: 6456128 (2002-09-01), Nakamura
patent: 10022823 (1998-01-01), None
“CMOS DLL-Based 2-V 3.2-ps Jitter 1 GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator”,Foley, D.J., Flynn, M.P., Solid-State Circuits, IEEE Journal of, vol. 36, No. 3, Mar. 2001, pp. 417-423.
“A Dual-Loop Delay-Locked Loop Using Multiple Voltage—Controlled Delay Lines”,Yean-Jae Jung, Seung-Wook Lee, Daeyun Shim, Womchan Kim, Shanghyun Kim, Soo-In Cho, Solid-State Circuits, IEEE Journal of, vol. 36, No. 5, May 2001, pp. 784-791.
LandOfFree
Method and device for phase detection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for phase detection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for phase detection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3399652