Method and device for multi-level programming of a memory cell

Details Method and device for multi-level programming of a memory cell Method and device for multi-level programming of a memory cell

1999-01-12

2000-04-04

Nelms, David

Static information storage and retrieval

Floating gate

Multiple values

36518519, 3651852, 36518521, G11C 1134

Patent

active

06046934&

ABSTRACT:
A method and device for programming multiple levels of voltage states in a memory cell. A program and verify memory cell device includes a memory cell coupled with at least one dummy cell, the devices sharing common drain, gate, and source nodes. The threshold voltage of each dummy cell is set to a target threshold level for programming the memory cell. A stair-step sequence of pulses is used to program and verify the memory cell. A constant current source can also be coupled between the source node and the ground. The programming steps for this device include applying a high voltage to the drain and gate nodes, and coupling the source to level while starting the program pulse, then establishing a constant current at the source to pull it from high to level, and then applying program and verify pulses at the memory cell gate. A self convergence memory cell device includes the parallel connected memory and dummy cells above, but with at least one current sensing device coupled between the dummy cell and the drain. The programming steps for this device include applying a high voltage to the drain and gate nodes, and coupling the source to level while starting the program pulse, then establishing a constant current at the source to pull it from high to level, and then using the current sensing device to pull down the drain when a certain dummy cell current is reached upon subsequent application of programming pulses.

REFERENCES:
patent: 5042009 (1991-08-01), Kazerounian et al.
patent: 5218569 (1993-06-01), Banks
patent: 5293560 (1994-03-01), Harari
patent: 5422845 (1995-06-01), Ong
patent: 5566111 (1996-10-01), Choi
patent: 5590076 (1996-12-01), Haddad et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5768191 (1998-06-01), Choi et al.

Affiliated with

Also associated with

Rating

Method and device for multi-level programming of a memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for multi-level programming of a memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for multi-level programming of a memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-371386