Patent
1995-09-11
1997-12-02
Kim, Kenneth S.
395376, 395391, 395562, 395477, G06F 938
Patent
active
056945655
ABSTRACT:
A method and device of executing a load multiple instruction in a superscaler microprocessor is provided. The method comprises the steps of dispatching a load multiple instruction to a load/store unit, wherein the load/store unit begins execution of a dispatched load multiple instruction, and wherein the load multiple instruction loads data from memory into a plurality of registers. The method further includes the step of maintaining a table that lists each register of the plurality of registers and that indicates when data has been loaded into each register by the executing load multiple instruction. The method concludes by executing an instruction that is dependent upon source operand data loaded by the load multiple instruction into a register of the plurality of registers indicated by the instruction as a source register, prior to the load multiple instruction completing its execution, when the table indicates the source operand data has been loaded into the source register. Also, according to the present invention, a method of executing a store multiple instruction in a superscaler microprocessor is provided. This method comprises the steps of dispatching a store multiple instruction to a load/store unit, whereupon the load/store unit begins executing the store multiple instruction, wherein the load store instruction stores data from a plurality of registers to memory; and executing a fixed point instruction that is dependent upon data being stored by the store multiple instruction from a register of the plurality of registers indicated by the fixed point instruction as a source register, prior to the store multiple instruction completing its execution, but prohibiting the executing fixed point instruction from writing to a register of the plurality of registers prior to the store multiple instruction completing.
REFERENCES:
patent: 4493020 (1985-01-01), Kim et al.
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 5117490 (1992-05-01), Duxbury et al.
patent: 5241636 (1993-08-01), Kohn
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5396610 (1995-03-01), Yoshida et al.
patent: 5416911 (1995-05-01), Dinkjian et al.
patent: 5471593 (1995-11-01), Branigin
Kahle James A.
Loper Albert J.
Mallick Soummya
Ogden Aubrey D.
Davis, Jr. Michael A.
Dillon Andrew J.
International Business Machines - Corporation
Kim Kenneth S.
Russell Brian F.
LandOfFree
Method and device for early deallocation of resources during loa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for early deallocation of resources during loa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for early deallocation of resources during loa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-809263