Method and device for addressing a page memory in a videotex sys

Details Method and device for addressing a page memory in a videotex sys Method and device for addressing a page memory in a videotex sys

1980-05-22

1982-02-09

Trafton, David L.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

340744, 340789, 340799, G09G 116

Patent

active

043152570

ABSTRACT:
A method for addressing a page memory in a videotex system, said page memory being capable of storing the character data required for displaying one page of text, each page comprising 25 rows of 40 characters each, the first row being a service row, said memory having 1024 available positions, wherein the 24 positions not dedicated to character data are respectively allocated to the 24 rows other than the first row for reading out data common to all the characters of the row in consideration.

REFERENCES:
patent: 3685038 (1972-08-01), Flanagan
patent: 3911418 (1975-10-01), Takeda
patent: 4190835 (1980-02-01), Buynak
patent: 4200869 (1980-04-01), Murayama et al.

Affiliated with

Also associated with

Rating

Method and device for addressing a page memory in a videotex sys does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for addressing a page memory in a videotex sys, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for addressing a page memory in a videotex sys will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1262992