Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Patent
1996-07-29
2000-05-23
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
709205, 709400, G06F 900
Patent
active
060676108
ABSTRACT:
A method and apparatus for syncing multiple bus masters (110, 120, 130, 140) utilize a sync bus (160) to communicate synchronization information between a plurality of bus masters. For each bus master, a check is made after instruction fetch (350) for a "sync indicator" (360). When a sync indicator is detected (360), the bus master transmits sync signals on the sync bus (160) indicating which masters it needs to sync with (365). The bus master then stalls instruction dispatch (390) until the corresponding sync signals are received (370) on the sync bus (160) from the other bus masters. A further programmed delay may be introduced after the bus masters have matched sync signals (375), enabling through testing for timing windows.
REFERENCES:
patent: 4967326 (1990-10-01), May
patent: 4989131 (1991-01-01), Stone
patent: 5222229 (1993-06-01), Fukuda et al.
patent: 5226127 (1993-07-01), Fu et al.
patent: 5315701 (1994-05-01), DiNicola et al.
patent: 5519877 (1996-05-01), Yoneda et al.
patent: 5574849 (1996-11-01), Sonnier et al.
patent: 5594741 (1997-01-01), Kinzelman et al.
patent: 5634071 (1997-05-01), Dewa et al.
An Meng-Ai T.
Motorola Inc.
Patel Gautam R.
LandOfFree
Method and data processor for synchronizing multiple masters usi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and data processor for synchronizing multiple masters usi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and data processor for synchronizing multiple masters usi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1844553