Electrical computers and digital processing systems: multicomput – Bused computer networking
Reexamination Certificate
2002-12-12
2009-02-17
Vaughn, Jr., William C (Department: 2144)
Electrical computers and digital processing systems: multicomput
Bused computer networking
C709S213000, C709S214000
Reexamination Certificate
active
07493417
ABSTRACT:
Processor communication registers (PCRs) contained in each processor within a multiprocessor system and interconnected by a specialized bus provides enhanced processor communication. Each PCR stores identical processor communication information that is useful in pipelined or parallel multi-processing. Each processor has exclusive rights to store to a sector within each PCR and has continuous access to read the contents of its own PCR. Each processor updates its exclusive sector within all of the PCRs utilizing communication over the specialized bus, instantly allowing all of the other processors to see the change within the PCR data, and bypassing the cache subsystem. Efficiency is enhanced within the multiprocessor system by providing processor communications to be immediately transferred into all processors without momentarily restricting access to the information or forcing all the processors to be continually contending for the same cache line, and thereby overwhelming the interconnect and memory system with an endless stream of load, store and invalidate commands.
REFERENCES:
patent: 5659784 (1997-08-01), Inaba et al.
patent: 5805917 (1998-09-01), Sakurada et al.
patent: 6145007 (2000-11-01), Dokic et al.
patent: 6154785 (2000-11-01), Lakhat et al.
patent: 6466988 (2002-10-01), Sukegawa et al.
patent: 6516403 (2003-02-01), Koyanagi
patent: 2003/0177273 (2003-09-01), Nakamura et al.
patent: 2004/0117511 (2004-06-01), Arimilli et al.
patent: 2004/0117598 (2004-06-01), Arimilli et al.
patent: 2004/0117603 (2004-06-01), Arimilli et al.
patent: 330836 (1989-09-01), None
patent: 363882 (1990-04-01), None
patent: 665503 (1995-08-01), None
patent: 730237 (1996-09-01), None
patent: PUPA 02-238553 (1990-09-01), None
patent: PUPA 08-235143 (1996-09-01), None
patent: PUPA 10-083379 (1998-03-01), None
patent: PUPA 2000-187652 (2000-07-01), None
patent: PUPA 2002-202952 (2002-07-01), None
patent: PUPA 2002-342136 (2002-11-01), None
Arimilli Ravi Kumar
Cargnoni Robert Alan
Williams Derek Edward
Wright Kenneth Lee
Christensen Scott
Dillon & Yudell LLP
International Business Machines - Corporation
Salys Casimer K.
Vaughn, Jr. William C
LandOfFree
Method and data processing system for microprocessor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and data processing system for microprocessor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and data processing system for microprocessor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4057432