Method and circuitry for phase align detection in...

Details Method and circuitry for phase align detection in... Method and circuitry for phase align detection in...

2005-05-31

2005-05-31

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S160000

Reexamination Certificate

active

06900674

ABSTRACT:
In an embodiment, present application describes a system and method to detect the alignment of multiple clocks in multi-clock domains system. In some variations, multiple clocks are derived from one or more reference clocks using various PLLs. The derived clocks maintain frequency relationship with the reference clock. In some variations, a relationship between the frequencies of various clocks is used to generate the alignment signals in the domain of one of the clocks.

REFERENCES:
patent: 4153814 (1979-05-01), Burgert
patent: 4973860 (1990-11-01), Ludwig
patent: 5099141 (1992-03-01), Utsunomiya
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 2002/0044000 (2002-04-01), Hatanaka

Affiliated with

Also associated with

Rating

Method and circuitry for phase align detection in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuitry for phase align detection in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry for phase align detection in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3438148