Method and circuitry for implementing a differentially tuned...

Oscillators – Solid state active element oscillator – Transistors

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C331S167000

Reexamination Certificate

active

07019597

ABSTRACT:
The present invention generally relates to voltage-controlled oscillators. More specifically, the present invention relates to method and circuitry for implementing a differentially tuned varactor-inductor oscillator. In one exemplary embodiment, the present invention includes an LC tank circuit having a couple of terminals, a first and second capacitors, and a first and second varactors. The first and second varactors are connected in series forming a first and a second node. The first capacitor connects the first node and one terminal of the LC tank circuit. The second capacitor connects the second node and the other terminal of the LC tank circuit. A pair of differential input control signals is applied across the first and the second varactors, respectively, to tune the LC tank circuit thereby generating an oscillator output.

REFERENCES:
patent: 3894872 (1975-07-01), Mitchell, Jr. et al.
patent: 4539531 (1985-09-01), Thomas et al.
patent: 4679003 (1987-07-01), Sagawa et al.
patent: 5963842 (1999-10-01), Kinugawa
patent: 6268779 (2001-07-01), van Zeijl
patent: 6281758 (2001-08-01), Elsayed et al.
patent: 6348841 (2002-02-01), See
patent: 6469586 (2002-10-01), Rogers et al.
patent: 6469587 (2002-10-01), Scoggins
patent: 2003/0067362 (2003-04-01), Losehand et al.
Ainspan, et al. “A Comparison of MOS Varacators in Fully-Integrated CMOS LC VCO's at 5 and 7 GHz,” Proceedings of the 26th European Solid-State Circuits Conference, Stockholm, Sweden, Sep. 19-21, 2000, pp. 448-451.
Capofreddi et al., “A Clock and Data Recovery IC for Communications and Radar Applications,” Proc. of the Third International Workshop on Design of Mixed-Mode Integrated Circuits, Puerto Vallarta, Mexico, Jul. 1999, pp. 88-90.
Lin et al., “A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture,” 2000 IEEE International Solid State Circuits Conference, Aug., 2000, 2 pages.
Wong, et al., “A Wide Turning Range Gated Varactor,” IEEE Journal of Solid State-State Circuits, vol. 35, No. 5, May, 2000, pp. 773-779.
Rategh et al., “A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5-GHz Wireless LAN Receiver,” IEEE Journal on Solid-State Circuits, vol. 35, No. 5, pp. 780-787, May 2000.
Samavati, et al., “A 5-GHz CMOS Wireless LAN Receiver Front End,” IEEE Journal on Solid-State Circuits, vol. 35, No. 5, pp. 765-772, May 2000.
Lam, et al, “A 2.5-GHz/5.2-GHz Frequency Synthesizer in a 0.4- μm CMOS Technology,” IEEE Journal on Solid-State Circuits, vol. 35, No. 5, pp. 788-794, May 2000.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and circuitry for implementing a differentially tuned... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuitry for implementing a differentially tuned..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry for implementing a differentially tuned... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3609588

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.