Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2000-07-28
2001-10-23
Nelms, David (Department: 2818)
Static information storage and retrieval
Floating gate
Particular connection
C365S185290, C365S185330, C365S233100
Reexamination Certificate
active
06307779
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to non-volatile memory devices and in particular the present invention relates to a synchronous non-volatile flash memory.
BACKGROUND OF THE INVENTION
Memory devices are typically provided as internal storage areas in the computer. The term memory identifies data storage that comes in the form of integrated circuit chips. There are several different types of memory. One type is RAM (random-access memory). This is typically used as main memory in a computer environment. RAM refers to read and write memory; that is, you can both write data into RAM and read data from RAM. This is in contrast to ROM, which permits you only to read data. Most RAM is volatile, which means that it requires a steady flow of electricity to maintain its contents. As soon as the power is turned off, whatever data was in RAM is lost.
Computers almost always contain a small amount of read-only memory (ROM) that holds instructions for starting up the computer. Unlike RAM, ROM cannot be written to. An EEPROM (electrically erasable programmable read-only memory) is a special type non-volatile ROM that can be erased by exposing it to an electrical charge. Like other types of ROM, EEPROM is traditionally not as fast as RAM. EEPROM comprise a large number of memory cells having electrically isolated gates (floating gates). Data is stored in the memory cells in the form of charge on the floating gates. Charge is transported to or removed from the floating gates by programming and erase operations, respectively.
Yet another type of non-volatile memory is a Flash memory. A Flash memory is a type of EEPROM that can be erased and reprogrammed in blocks instead of one byte at a time. Many modern PCS have their BIOS stored on a flash memory chip so that it can easily be updated if necessary. Such a BIOS is sometimes called a flash BIOS. Flash memory is also popular in modems because it enables the modem manufacturer to support new protocols as they become standardized.
A typical Flash memory comprises a memory array which includes a large number of memory cells arranged in row and column fashion. Each of the memory cells includes a floating gate field-effect transistor capable of holding a charge. The cells are usually grouped into blocks. Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation. The data in a cell is determined by the presence or absence of the charge in the floating gate.
A synchronous DRAM (SDRAM) is a type of DRAM that can run at much higher clock speeds than conventional DRAM memory. SDRAM synchronizes itself with a CPUs bus and is capable of running at 100 MHZ, about three times faster than conventional FPM (Fast Page Mode) RAM, and about twice as fast EDO (Extended Data Output) DRAM and BEDO (Burst Extended Data Output) DRAM. SDRAM's can be accessed quickly, but are volatile. Many computer systems are designed to operate using SDRAM, but would benefit from non-volatile memory.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a non-volatile memory device that can operate in a manner similar to SDRAM operation.
SUMMARY OF THE INVENTION
The above-mentioned problems with memory devices and other problems are addressed by the present invention and will be understood by reading and studying the following specification.
In one embodiment, the present invention provides a non-volatile synchronous flash memory that is compatible with existing SDRAM package pin assignments. It will be apparent from reading the detailed description that system designers with knowledge in SDRAM applications could easily implement the present invention to improve system operation.
In one embodiment, a synchronous flash memory device comprises an array of non-volatile memory cells arranged in a plurality of addressable blocks, and control circuitry to access the plurality of addressable blocks to perform a write or erase operation on memory cells contained in a first one of the plurality of addressable blocks. The control circuitry performs the write or erase operation in response to an externally provided command sequence and prohibits the write or erase operation if an externally provided bank address changes during the externally provided command sequence.
In another embodiment, a synchronous flash memory device comprises an array of non-volatile memory cells arranged in a plurality of addressable blocks, and control circuitry to access the plurality of addressable blocks to perform an erase operation on memory cells contained in a first one of the plurality of addressable blocks. The control circuitry performs the erase operation in response to an externally provided command sequence comprising an erase command accompanied by a bank address of the first one of the plurality of addressable blocks, an active command following the erase command, the active command indicates the bank address of the first one of the plurality of addressable blocks, and an erase confirm command following the active command and accompanied by the bank address of the first one of the plurality of addressable blocks.
A method of operating a synchronous flash memory device is provided. The method comprises receiving either an erase or a write command sequence having X commands with the synchronous flash memory device, receiving a memory array bank address with the synchronous flash memory device during the command sequence, and monitoring the bank address with the synchronous flash memory device. The method then prohibits either an erase or a write operation if the monitored bank address changes during the erase or write command sequence.
REFERENCES:
patent: 6108241 (2000-08-01), Chevallier
Fogg, Slifer, & Slifer, P.A.
Lam David
Micro)n Technology, Inc.
Nelms David
Slifer Russell D.
LandOfFree
Method and circuitry for bank tracking in write command... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuitry for bank tracking in write command..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry for bank tracking in write command... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2577374