Method and circuit to reduce jitter generation in a PLL...

Details Method and circuit to reduce jitter generation in a PLL... Method and circuit to reduce jitter generation in a PLL...

2002-04-25

2003-12-02

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S156000, C327S163000, C327S294000, C331S011000, C331SDIG002

Reexamination Certificate

active

06657464

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to reducing jitter in a phase locked loop (PLL), and more particularly to methods and apparatus for reducing jitter using two reference frequency doublers, two equalizers, and a phase detector.
A conventional phase locked loop (PLL) typically includes a frequency phase detector which receives a reference signal, a filter, a voltage-controlled oscillator (VCO), and a divider circuit. If the reference signal received by the frequency phase detector has a relatively low frequency, a large feedback divider ratio is required by the PLL. A large feedback divider ratio requires that the divider circuit have a relatively large number of dividers, which undesirably introduces phase “jitter” into the signals. Jitter is an adverse signal effect which can lead to noise and even logic errors at higher communication speeds. The large feedback divider ratio also means that the loop gain of the PLL will be lower for a given supply voltage, which makes the gain distribution for noise less ideal and also increases jitter.
One solution to this problem is to increase the frequency of the reference signal received by the frequency phase detector. However, conventional XOR-based frequency doublers typically distort the duty cycle of reference signals due to integrated circuit (IC) process variations. This distortion may be severe enough to render the approach ineffective.
SUMMARY OF THE INVENTION
This invention provides an improved phase-locked loop (PLL) circuit. In accordance with one embodiment of the invention, a PLL circuit includes a reference signal generator having an input, a frequency quadrupler, an equalizer, and an output. The PLL circuit further includes a filter having an output coupled with an input of a voltage-controlled oscillator (VCO), a first divider having an input coupled with an output of the VCO, and a frequency phase detector having a first input coupled to an output of the first divider and a second input coupled to the reference signal generator output. The PLL circuit further includes a second divider having an input coupled with the output of the VCO, and a phase detector having a first input coupled to an output of the second divider and a second input coupled to the reference signal generator output. The PLL circuit further includes a multiplexer having a first input coupled to an output of the frequency phase detector, a second input coupled to an output of the phase detector, and an output coupled to an input of the filter.
According to another embodiment of the invention, a PLL circuit configured for reduced jitter includes a reference signal generator configured to quadruple a frequency of a first reference signal to produce a second reference signal, and a filter coupled in series with a voltage controlled oscillator (VCO). The PLL circuit further includes a frequency phase detector configured to generate a first error signal based on a frequency difference between the second reference signal and a first divided VCO output signal, and a phase detector configured to generate a second error signal based on a phase difference between the second reference signal and a second divided VCO output signal at each rising and falling transition of the second reference signal. The PLL circuit further includes a multiplexer configured for initially receiving the first error signal until the frequencies of the first divided VCO output signal feedback signal and the second reference signal match, and thereafter for receiving the second error signal, and to provide the first or second error signal to the filter.


REFERENCES:
patent: 5227671 (1993-07-01), Ehrlich
patent: 5260979 (1993-11-01), Parker et al.
patent: 5521948 (1996-05-01), Takeuchi
patent: 5566204 (1996-10-01), Kardontchik et al.
patent: 5786715 (1998-07-01), Halpete
patent: 5838205 (1998-11-01), Ferraiolo et al.
patent: 5963071 (1999-10-01), Dowlatabadi
patent: 5977806 (1999-11-01), Kikuchi
patent: 6028460 (2000-02-01), McCollum et al.
patent: 6107891 (2000-08-01), Coy
patent: 6211741 (2001-04-01), Dalmia
patent: 6295327 (2001-09-01), Takla
patent: 6310521 (2001-10-01), Dalmia
patent: 6356158 (2002-03-01), Lesea
patent: 6456132 (2002-09-01), Kouzuma
patent: 6538520 (2003-03-01), Merrill et al.
Alfke, Peter, Frequency/Phase Comparator For Phase-Locked Loops, Dec. 2, 1996, pp. 1-2, XAPP 028 (Version 1.1).

Affiliated with

Also associated with

Rating

Method and circuit to reduce jitter generation in a PLL... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit to reduce jitter generation in a PLL..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit to reduce jitter generation in a PLL... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3136714