Method and circuit for transferring data with dynamic parity gen

Details Method and circuit for transferring data with dynamic parity gen Method and circuit for transferring data with dynamic parity gen

1997-03-11

1998-07-07

Gordon, Paul P.

Excavating

371 404, 371 4014, G11C 2900

Patent

active

057780072

ABSTRACT:
An ATM switch including a multi-port memory is described. The multi-port memory having a dynamic random access memory (DRAM) and a plurality of input and output serial access memories (SAMs). Efficient, flexible transfer circuits and methods are described for transferring ATM data between the SAMs and the DRAM. The transfer circuits and methods include helper flip/flops to latch ATM data for editing prior to storage in the DRAM. Editing of ATM data transferred from the DRAM is also described. Dynamic parity generation and checking is described to detect errors induced during switching.

REFERENCES:
patent: 5093787 (1992-03-01), Simmons
patent: 5187785 (1993-02-01), Shah
patent: 5392302 (1995-02-01), Kemp et al.
patent: 5404337 (1995-04-01), Sato
patent: 5406527 (1995-04-01), Honma
patent: 5488584 (1996-01-01), Vo et al.

Affiliated with

Also associated with

Rating

Method and circuit for transferring data with dynamic parity gen does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for transferring data with dynamic parity gen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for transferring data with dynamic parity gen will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1214617