Method and circuit for suppression of quantitizing noise ambigui

Details Method and circuit for suppression of quantitizing noise ambigui Method and circuit for suppression of quantitizing noise ambigui

1986-01-16

1987-07-14

Safourek, Benedict V.

Pulse or digital communications

Repeaters

Testing

340347DA, 370 77, H03M 166

Patent

active

046807748

ABSTRACT:
To suppress quantitizing ambiguities upon digital transmission of an analog signal, a random access memory (RAM) (13) is connected at the end terminal of a digital transmission line, and has its output connected to an adder stage (15). The adder stage adds the digital value of +1 to the output from the RAM (13). The value of the digitized data word, incremented by +1, is then compared in a subsequent interrogation cycle of the value at the input to the memory and only if the deviation is greater than .+-.1, a comparator, effecting the comparison, provides a "store" signal for transfer of the new value to the RAM (13). The D/A converters, only then, are changed to provide a changed output analog signal.

REFERENCES:
patent: 3927372 (1975-12-01), Zschunke
patent: 4559523 (1985-12-01), Wakita
patent: 4590458 (1986-05-01), Evans et al.

Affiliated with

Also associated with

Rating

Method and circuit for suppression of quantitizing noise ambigui does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for suppression of quantitizing noise ambigui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for suppression of quantitizing noise ambigui will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1431940