Electricity: power supply or regulation systems – Output level responsive – Using a three or more terminal semiconductive device as the...
Reexamination Certificate
2005-08-16
2005-08-16
Berhane, Adolf (Department: 2838)
Electricity: power supply or regulation systems
Output level responsive
Using a three or more terminal semiconductive device as the...
Reexamination Certificate
active
06930473
ABSTRACT:
In accordance with the present invention, a switching converter includes two transistors Q1and Q2parallel-connected between two terminals. Transistor Q1is optimized to reduce the dynamic loss and transistor Q2is optimized to reduce the conduction loss. Q1and Q2are configured and operated such that the dynamic loss of the converter is dictated substantially by Q1and the conduction loss of the converter is dictated substantially by Q2. Thus, the tradeoff between these two types of losses present in conventional techniques is eliminated, allowing the dynamic and conduction losses to be independently reduced. Further, the particular configuration and manner of operation of Q1and Q2enable reduction of the gate capacitance switching loss when operating under low load current conditions.
REFERENCES:
patent: 3660697 (1972-05-01), Berglund et al.
patent: 4445202 (1984-04-01), Goetze et al.
patent: 4454454 (1984-06-01), Valentine
patent: 4554512 (1985-11-01), Aiello
patent: 4593213 (1986-06-01), Vesce et al.
patent: 4616305 (1986-10-01), Damiano
patent: 4618872 (1986-10-01), Baliga
patent: 4654769 (1987-03-01), Middlebrook
patent: 4689731 (1987-08-01), Walker et al.
patent: 4725746 (1988-02-01), Segawa
patent: 4728826 (1988-03-01), Einzinger
patent: 4748351 (1988-05-01), Barzegar
patent: 4758941 (1988-07-01), Felton et al.
patent: 4760293 (1988-07-01), Hebenstreit
patent: 4853563 (1989-08-01), Hill et al.
patent: 4866495 (1989-09-01), Kinzer
patent: 4882663 (1989-11-01), Nilssen
patent: 4888504 (1989-12-01), Kinzer
patent: 5023678 (1991-06-01), Kinzer
patent: 5124595 (1992-06-01), Mandelcorn
patent: 5204563 (1993-04-01), Jason
patent: 5227781 (1993-07-01), Ninnis
patent: 5264736 (1993-11-01), Jacobson
patent: 5323044 (1994-06-01), Rumennik et al.
patent: 5332938 (1994-07-01), McEwen
patent: 5399908 (1995-03-01), Donaldson
patent: 5416387 (1995-05-01), Cuk et al.
patent: 5510747 (1996-04-01), Williams
patent: 5550412 (1996-08-01), Anneser
patent: 5570276 (1996-10-01), Cuk et al.
patent: 5616945 (1997-04-01), Williams
patent: 5629542 (1997-05-01), Sakamoto et al.
patent: 5635867 (1997-06-01), Timm
patent: 5689144 (1997-11-01), Williams
patent: 5731732 (1998-03-01), Williams
patent: 5796274 (1998-08-01), Willis et al.
patent: 5909108 (1999-06-01), He et al.
patent: 5973367 (1999-10-01), Williams
patent: 6215288 (2001-04-01), Ramsey et al.
patent: 6249111 (2001-06-01), Nguyen
patent: 6310468 (2001-10-01), Feldtkeller
patent: 6353309 (2002-03-01), Ootani et al.
patent: 6400579 (2002-06-01), Cuk
Berhane Adolf
Fairchild Semiconductor Corporation
Townsend and Townsend / and Crew LLP
LandOfFree
Method and circuit for reducing losses in DC-DC converters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for reducing losses in DC-DC converters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for reducing losses in DC-DC converters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3478519