Method and circuit for processing data in communication...

Details Method and circuit for processing data in communication... Method and circuit for processing data in communication...

2007-11-06

2007-11-06

Vu, Huy D. (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S907000

Reexamination Certificate

active

10067465

ABSTRACT:
A method and circuitry for detecting a pattern in received data such as the A1A2 boundary in a SONET frame after deserialization. Two consecutive pluralities of bytes of incoming data are stored and compared with the A1 and A2 values (or bit shifted versions of the A1 and A2 values) until the boundary is detected. The data are then bit shifted so that every byte on the bus is either A2 or A1. A new aligned data bus is then formed such that the last A1 bit occurs on the data bus for a given clock cycle and the first A2 bit occurs on the data bus during the next clock cycle.

REFERENCES:
patent: 5132991 (1992-07-01), McNesby et al.
patent: 5136587 (1992-08-01), Obana et al.
patent: 5710774 (1998-01-01), Suh et al.
patent: 6359908 (2002-03-01), Soda
patent: 6385213 (2002-05-01), Nakamura et al.
patent: 6470034 (2002-10-01), Tan
patent: 6961348 (2005-11-01), Yu
patent: 2002/0191640 (2002-12-01), Haymes et al.

Affiliated with

Also associated with

Rating

Method and circuit for processing data in communication... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for processing data in communication..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for processing data in communication... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3810283