Method and circuit for insertion of time stamp into real...

Details Method and circuit for insertion of time stamp into real... Method and circuit for insertion of time stamp into real...

2007-04-17

2007-04-17

Duong, Frank (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S470000, C370S537000

Reexamination Certificate

active

10283090

ABSTRACT:
A system for adding a time stamp to transmission traffic on a network comprises a front end processor that receives a packet from the network and generates a Start Of Frame pulse and a LENGTH field corresponding to a length of the packet. A time stamp generator generates a time stamp by sampling the system master time counter. A synchronizer receives the SOF pulse and the LENGTH field from the front end processor, and generates a control signal. A multiplexer inputs the packet from the front end processor, the control signal and the time stamp, and outputs a modified packet with a field in the packet replaced by the time stamp.

REFERENCES:
patent: 5331318 (1994-07-01), Montgomery
patent: 6449291 (2002-09-01), Burns et al.
patent: 6526070 (2003-02-01), Bernath et al.
patent: 6650624 (2003-11-01), Quigley et al.
patent: 6760316 (2004-07-01), Hebsgaard et al.

Affiliated with

Also associated with

Rating

Method and circuit for insertion of time stamp into real... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for insertion of time stamp into real..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for insertion of time stamp into real... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3757405