Method and circuit for eliminating major bit transition error at

Details Method and circuit for eliminating major bit transition error at Method and circuit for eliminating major bit transition error at

1990-03-26

1991-05-21

Shoop, Jr., William M.

Coded data generation or conversion

Converter compensation

341145, H03M 1300

Patent

active

050179187

ABSTRACT:
A digital-to-analog converter converts a digital word of M+N bits to an analog signal with reduced bit switching error, by providing a first group of M input conductors conducting the M most significant bits of the digital word, a second group of N input conductors conducting the N least significant bits of the digital word, and an M bit plus 1 adder having M inputs connected to a corresponding conductor of the first group. A signal representative of the most significant bit of the digital input word is coupled to an input of the adder. The adder has M output conductors. Signals on the N input conductors of the second group together with signals on the M output conductors from an intermediate digital word of M+N bits differ in value from the first digital word. An M+N bit DAC receives the intermediate digital word and produces an analog current corresponding to the value of the intermediate digital word. A switched current source responsive to the most significant bit of the digital input word produces an offset current and algebraically sums it with the analog current to produce an analog output current. The offset current has a value equal in magnitude and opposite in polarity to the shift in the analog current produced by the coupling of the most significant bit of the digital input word to the input of the adder such that the analog output current corresponds to the value of the first digital word.

REFERENCES:
patent: 4412208 (1983-10-01), Akazawa et al.
patent: 4465996 (1984-08-01), Boyacigiller et al.
patent: 4468652 (1984-08-01), Wang et al.
patent: 4488144 (1984-12-01), Wollman
patent: 4490714 (1984-12-01), van de Plassche et al.
patent: 4567463 (1986-01-01), Naylor
patent: 4568917 (1986-02-01), McKenzie et al.

Affiliated with

Also associated with

Rating

Method and circuit for eliminating major bit transition error at does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for eliminating major bit transition error at, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for eliminating major bit transition error at will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-241308