Oscillators – Automatic frequency stabilization using a phase or frequency... – Afc with logic elements
Patent
1995-09-11
1997-09-30
Pascal, Robert
Oscillators
Automatic frequency stabilization using a phase or frequency...
Afc with logic elements
331 25, 331 14, 331DIG2, 375356, 375357, 375376, 327156, 327159, H03L 708
Patent
active
056730047
ABSTRACT:
The present invention discloses a control algorithm of digital processing-phase locked loop(DP-PLL) for network synchronization to prevent phase-hit generated at the time of transition of the operation mode. The control process of DP-PLL includes the steps of setting a value corresponding to an initial center frequency at a voltage-controlled oscillator at the initial stage and bringing into a free-run mode determining the mode to be in a normal state unless the abnormality of the reference clock signal is not monitored at the free-run mode and transferring the free-run mode into the fast mode storing phase deviation data for a predetermined period of time at the initial process and computing its average value to set the average value as a reference phase deviation of the fast mode computing and controlling a control value of the voltage controlled oscillator to converge the phase deviation data into the reference phase deviation and transferring the fast mode into a normal mode once the fast mode becomes stable, storing the phase deviation data for a predetermined period of time at the initial process, measuring an average value to set the average value as a reference phase deviation of the normal mode, and computing and controlling a control value of the voltage-controlled oscillator that is converged into the reference phase deviation.
REFERENCES:
patent: 4305045 (1981-12-01), Metz et al.
patent: 4598257 (1986-07-01), Southard
patent: 4914404 (1990-04-01), Ernst
patent: 5136617 (1992-08-01), Stenard
Hiroshi Fukinuki and Isao Furukawa, Intelligent PLL Using Digital Processing for Network Synchronization, IEEE Transactions On Communications, vol. Com-31, No. 12, Dec. 1983.
Kinkead Arnold
LG Information & Communications, Ltd
Pascal Robert
LandOfFree
Method and circuit for controlling digital processing phase-lock does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for controlling digital processing phase-lock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for controlling digital processing phase-lock will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2259895