Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-01-04
2011-01-04
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S159000, C327S166000, C327S291000
Reexamination Certificate
active
07863952
ABSTRACT:
A technique to mitigate noise spikes in an electronic circuit device such as an integrated circuit. The clock frequency of a clock signal used by the electronic circuit is controlled such that instantaneously large changes to the clock frequency are avoided by use of a frequency filter that is capable of generating frequency ramps having a linear slope which is used as a feedback signal in a digital phase-locked loop clock circuit in lieu of a discrete, stair-stepped feedback control signal.
REFERENCES:
patent: 5727038 (1998-03-01), May et al.
patent: 5940785 (1999-08-01), Georgiou et al.
patent: 6252464 (2001-06-01), Richards et al.
patent: 6535986 (2003-03-01), Rosno et al.
patent: 6934872 (2005-08-01), Wong et al.
patent: 7132895 (2006-11-01), Roth
patent: 7385539 (2008-06-01), Vanselow et al.
patent: 2002/0070811 (2002-06-01), Skierszkan
patent: 2005/0232385 (2005-10-01), Yoshikawa et al.
patent: 2006/0215798 (2006-09-01), Nelson
patent: 2006/0284746 (2006-12-01), Huang et al.
patent: 2007/0025490 (2007-02-01), Azadet et al.
patent: 2007/0222526 (2007-09-01), Mayer et al.
patent: 2007073632 (2006-03-01), None
Wikipedia—Phase-locked loop http://en.wikipedia.org/wiki/Phase-locked—loop.
Uht, A.K, “Uniprocessor Performance Enhancement Through Adaptive Clock Frequency Control”, IEEE Computer Society, vol. 54, No. 2, Feb. 2005. pp. 132-140.
Liotta, “Wide Range of Output Frequencies Differentiates Fully Integrated Clock”,retrieved Mar. 3, 2008, pp. 1-3. http://electronicdesign.com/Article/Index.cfm?AD=l&ArticleID=9611.
Mahashin, “Optimize Timing Margins For Your High-Speed Interface”, retrieved on Mar. 5, 2008, pp. 1-9. http://electronicdesign.com/Article/Index.cfm?AD=l&ArticleID=9611.
USPTO Notice of Allowance for U.S. Appl. No. 12/024,457 dated Apr. 16, 2009.
Friedman Daniel Joseph
Rylyakov Alexander V.
Tierno José A.
Cole Brandon S
Donovan Lincoln
Gerhardt Diana R.
International Business Machines - Corporation
Yee & Associates P.C.
LandOfFree
Method and circuit for controlling clock frequency of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for controlling clock frequency of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for controlling clock frequency of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2705351