Method and circuit arrangement for load modulation in a...

Details Method and circuit arrangement for load modulation in a... Method and circuit arrangement for load modulation in a...

2008-01-15

2008-01-15

Pascal, Robert (Department: 2817)

Oscillators

Solid state active element oscillator

Transistors

C340S010100, C340S572500, C342S044000

Reexamination Certificate

active

07319368

ABSTRACT:
A method and circuit arrangement is provided for load modulation in a receiving oscillator circuit, which can be mutually coupled with a transmitting oscillator circuit, having at least one inductance, at least one capacitance, and at least one controllable impedance. The controllable impedance can have at least one depletion layer element and at least one ohmic resistance.

REFERENCES:
patent: 4333072 (1982-06-01), Beigel
patent: 5864580 (1999-01-01), Lowe et al.
patent: 6147605 (2000-11-01), Vega et al.
patent: 6211799 (2001-04-01), Post et al.
patent: 6650226 (2003-11-01), Wuidart et al.
patent: 6762683 (2004-07-01), Giesler
patent: 6831562 (2004-12-01), Rodgers et al.
patent: 31 49 789 (1983-08-01), None
patent: 39 12 497 (1990-10-01), None
patent: 1 477 927 (2004-11-01), None
patent: 2 751 149 (1998-01-01), None

Affiliated with

Also associated with

Rating

Method and circuit arrangement for load modulation in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit arrangement for load modulation in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit arrangement for load modulation in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2751905