Method and circuit arrangement for level monitoring

Details Method and circuit arrangement for level monitoring Method and circuit arrangement for level monitoring

1993-11-04

1994-06-21

Harvey, Jack B.

Boots, shoes, and leggings

364514, H03K 524

Patent

active

053233310

ABSTRACT:
In a method and circuit arrangement for level monitoring, a received or, respectively, absent data signal should be reliably recognized by the level monitoring equipment even given great fluctuations (.gtoreq.40 dB). To this end, a reference value is first calculated and stored. The reference value is then compared to samples of the received signal. The comparison result is summed and it is used to effect the output of a control signal.

REFERENCES:
patent: 3683367 (1972-08-01), Monroe et al.
patent: 3858199 (1974-12-01), Neuner et al.
patent: 4558232 (1985-12-01), Simpson
patent: 4564804 (1986-01-01), Wilke et al.
patent: 4851842 (1989-07-01), Iwamatsu
patent: 5025176 (1991-06-01), Takeno
Harr; "Dual-Threshold Peak Detector Circuit"; vol. 20 No. 7 IBM Technical Disclosure Dec. 1977.
Morgan; "A/D Conversion Using Geometric Feedback AGC", IEE Transactions on Computers 1975.

Affiliated with

Also associated with

Rating

Method and circuit arrangement for level monitoring does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit arrangement for level monitoring, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit arrangement for level monitoring will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2225307