Pulse or digital communications – Synchronizers
Reexamination Certificate
2000-02-15
2004-08-31
Chin, Stephen (Department: 2634)
Pulse or digital communications
Synchronizers
C370S516000
Reexamination Certificate
active
06785352
ABSTRACT:
TECHNOLOGICAL FIELD
The invention concerns generally the timing arrangements that determine the relations between the operation of a telecommunication device and a time base of a telecommunication system. Especially the invention concerns such timing arrangements in a situation where a single telecommunication device may operate in at least two telecommunication systems which have separate time bases. Digital cellular radio networks are dealt with as exemplary telecommunication systems.
BACKGROUND OF THE INVENTION
The concept of a frame period in one form or another constitutes the basis for most timing arrangements in a majority of telecommunication systems, although the definitions for a frame may vary. A frame is generally a piece of information that can be handled separately. A frame period is a time period of constant length and it represents the time which is available for handling a single frame. For example in the known GSM system (Global System for Mobile communications) there have been determined the concepts of a logical frame and a transmission frame: a logical frame is the piece of information that represents a speech period of 20 ms, and a transmission frame is a cyclically repeated time interval of approximately 4.615 ms that determines the radio transmission and reception turns of the base stations and mobile terminals. When synchronization between different telecommunication systems is contemplated, the timing and mutual arrangement of transmission frames is of primary importance.
FIG. 1
illustrates a known arrangement for maintaining transmission frame synchronization in a mobile terminal of a digital cellular radio network. The radio transceiver
101
of the mobile terminal comprises a voltage controlled oscillator or VCO
102
and an automatic frequency control unit or AFC unit
103
for maintaining the oscillation frequency of the VCO exactly at a certain value which is determined by the base station (not shown) with which the mobile terminal is communicating. A derivation block
104
converts the frequency of the VCO into a suitable lower frequency known as the Frame Time Counter input clock or FTC input for short.
The derivation block may be a single functional block or it may consist of distributed frequency division and/or multiplication units. The FTC input frequency is typically very closely related to the symbol or chip frequency: it may be for example four or eight times the symbol or chip frequency. It is conducted to a Frame Time Counter or FTC
105
which is simply a counter the value of which is incremented by one per each period of the FTC input.
The length of a frame period has been stored in a Frame Length Register or FLR
106
, and comparison means
107
are arranged as a part of or in close association with the FTC to compare the value of the FTC against the stored frame length in the FLR. Each time the FTC reaches the value that corresponds to the stored frame length, the FTC is reset and the value of a Frame Counter or FC
108
is incremented by one. The purpose of the FC is to keep track of the unique identification number of the current frame. It may contain either the full number of each frame or a shortened number in which latter case it is on the responsibility of other parts of the timing arrangement to map the current shortened value in the FC to a full identification number of the current frame.
An Interrupt Timing Register or ITR
109
is provided for storing the value(s) of the FTC that require interrupts to be generated. There may be also multiple ITRs. Each time the corresponding comparison means
110
detect that the value of the FTC equals a value stored in (one of) the ITR(s) they will generate an interrupt to a processor
111
. The operation of the processor is determined by the software
112
which the processor is executing: one of the functions of the software is to detect and identify the interrupts and to take whatever action that has been associated with a certain interrupt. There is also a connection from the processor to the FC
108
.
The system of
FIG. 1
is only applicable for implementing the frame synchronization of one telecommunication system. Currently the mobile terminals of digital cellular radio networks are evolving towards multimode operation which means that a single terminal should be able to selectably communicate with at least two different telecommunication systems with no common time base. Handovers from one system to another should be as seamless as possible, and while a terminal is communicating with one system it should be able to perform synchronized signal strength measurements and other operations in the other system(s). There exists therefore a need for a frame synchronization system that would simultaneously provide exact synchronization information relating to at least two telecommunication systems.
FIG. 2
illustrates an obvious modification to the system of
FIG. 1
to enable double-mode frame synchronization. It has been assumed that a single VCO
102
′ in a certain transceiver
101
′ is used as the source for the timing signals. There are provided, in parallel, two derivation blocks
104
′, two FTCs
105
′, two FLRs
106
′, two FCs
108
′, two ITRs
109
′ and two comparison means
107
′ and
110
′. The processor
111
executes a first software
201
to comply with the requirements of a first telecommunication system and a second software
202
to comply with the requirements of a second telecommunication system. The processor receives interrupts from both frame synchronization circuit arrangements, and “soft” comparisons are made between the interrupt moments to determine the mutual relations of the frame timings. The idea can be generalized to multimode terminals by adding parallel synchronization circuit arrangements and interrupt lines to the processor.
The drawback of the system of
FIG. 2
is its dependency on software execution and interrupt signals. Even with real time operating systems it is difficult to make a processor react to two different interrupts with exactly the same time constant, whereby error is introduced into the synchronization arrangement. Even if the processor would react promptly to all interrupts there may be different delays outside the processor in the generation of the interrupts, and in a practical case the outside delays will add up with the internal interrupt detection and response uncertainties to produce an unpredictable source of timing errors.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a synchronization method and arrangement for realizing multimode frame synchronization with high accuracy. A further object of the invention is to provide such a synchronization method and arrangement with reasonably low circuit complexity and current consumption. An additional object is to provide the synchronization arrangement in a form that is readily produced in the form of an integrated circuit.
The objects of the invention are achieved by latching a snapshot of the values of certain frame timing counters and frame counters into a register at known time instants.
It is characteristic to the circuit arrangement according to the invention that it comprises
a first counter and a second counter,
first snapshot storage means responsive to a first triggering signal for storing the value of said first counter that coincides with the reception of said first triggering signal and
a processor for reading the stored value of said first counter and for timing an operational step so that its timing in relation to the timing of a first telecommunication system is known.
The invention applies also to a method comprising the characteristic steps of
a) regularly updating a first counter value at a pace determined by the first telecommunication system,
b) regularly updating a second counter value at a pace determined by the second telecommunication system,
c) at a first time instant storing the current first counter value,
d) at a second, later time instant reading the counter value store
Chang Edith
Nokia Mobile Phones Ltd.
Perman & Green LLP
LandOfFree
Method and circuit arrangement for implementing inter-system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit arrangement for implementing inter-system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit arrangement for implementing inter-system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3354769