Method and arrangement for regulating low output voltages in...

Electric power conversion systems – Current conversion – Including d.c.-a.c.-d.c. converter

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C363S089000, C363S021170

Reexamination Certificate

active

06459595

ABSTRACT:

TECHNICAL FIELD
The invention relates generally to multiple output flyback DC/DC converters and more specifically to a method and an agement for regulating low output voltages to tight tolerances in multiple output flyback DC/DC converters.
BACKGROUND OF INVENTION
There is a demand for converters supplying in addition to a main output DC voltage, at least one additional output DC voltage lower than the main output voltage.
If diodes are used for generating the additional output DC voltages, the voltage drop across the diodes can be as high as 0.5 V. This means that for low output voltages, e.g. ≦3.3 V, the efficiency will be low.
When high efficiency is needed, synchronized rectification has to be used since the voltage drop across synchronous rectifiers, i.e. MOSFETs, is much lower than across diodes.
In multiple output converters, the main output voltage is regulated in a manner known per se by regulating the duty cycle of the primary switch. However, additional output voltages can not be regulated in multiple output converters by regulating the duty cycle of the primary switch but have to be separately regulated, e.g. by means of complicated switched series-regulators.
SUMMARY OF THE INVENTION
The object of the invention is to bring about a method and an arrangement for controlling a MOSFET used as synchronous rectifier to regulate low output voltages to tight tolerances.
This is attained in accordance with the invention by controlling the switch-off time of the MOSFET to vary its on-period.
Hereby, the output voltage can be controlled between the voltage drop in the body diode of the MOSFET and the saturation voltage of the MOSFET. This voltage difference is only about 0.3 to 0.4 V but large enough for regulating a 3.
3
V output voltage to tight tolerances.


REFERENCES:
patent: 4847742 (1989-07-01), Ohashi et al.
patent: 5619403 (1997-04-01), Ishikawa et al.
patent: 6038150 (2000-03-01), Yee et al.
patent: 6075352 (2000-06-01), Kates et al.
patent: 6330169 (2001-12-01), Mullett et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and arrangement for regulating low output voltages in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and arrangement for regulating low output voltages in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement for regulating low output voltages in... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2982230

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.