Method and arrangement for reducing the linearity influences in

Details Method and arrangement for reducing the linearity influences in Method and arrangement for reducing the linearity influences in

1999-01-06

2000-09-26

Young, Brian

Coded data generation or conversion

Converter compensation

H03M 106

Patent

active

061248126

ABSTRACT:
To reduce linearity error influences in a HF circuit, particularly in an A/D converter, an input signal of the circuit is multiplied by a first auxiliary signal, and an output signal of the circuit is multiplied by a second auxiliary signal, the first and second auxiliary signals being selected such that a harmonic spectrum of the circuit is broadened.

REFERENCES:
patent: 4654712 (1987-03-01), Gershfeld
Hewlett Packard Journal December 1993, vol. 44, No.6.

Affiliated with

Also associated with

Rating

Method and arrangement for reducing the linearity influences in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and arrangement for reducing the linearity influences in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement for reducing the linearity influences in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2103684