Method and arrangement for fast access to CCD-stores

Details Method and arrangement for fast access to CCD-stores Method and arrangement for fast access to CCD-stores

1982-02-19

1983-08-23

Springborn, Harvey E.

Boots, shoes, and leggings

G06F 1306

Patent

active

044007930

ABSTRACT:
To reduce the mean access time to storage blocks in CCD storage, a block which is most likely to be accessed next is detected after each access. While the accessed block is being processed, a selected block is moved at the high cyclic speed of the CCD storage to a shift position, and the CCD storage is then switched to the low speed. The distance of the shift position from a read/write position is such that it can be covered by the selected block at low speed within the mean time between two accesses to the CCD storage. At the time of the next access, the selected block is very likely to be close to the read/write position. In systems with virtual addressing, the block with the next virtual address would be the selected block. In other layouts, the access sequences to the CCD blocks are stored and are subsequently used to select the block which is most likely to be accessed next.

REFERENCES:
patent: 3257645 (1966-06-01), Lekven
patent: 3839704 (1974-10-01), Spencer
patent: 4149239 (1979-04-01), Jenkins
Communications of the ACM, "Optimal Shift Strategy for a Block-Transfer CCD-Memory," vol. 21, May 1978-pp. 423-425.
"Operation and Applications of MOS Shift Registers," M. Hoff et al., Computer Design, vol. 10, Feb. 1971, pp. 57-62.
"DASD Access Method Operation from Roll-Mode Record Locations", F. J. Aichelmann, Jr., vol. 21, No. 11, IBM TDB, pp. 4533-4534.
"Solid State Memory Offers New Organizations," D. Marcian et al., Elec. Design News, vol. 14, No. 20, Oct. 15, 1969, pp. 55-61.
"Working Set Restoration-A Method to Increase the Performance of Multilevel Storage Hierarchies," P. Schneider-Computer Confer, vol. 45, Jun. 1976, pp. 373-386.
"Shift Register Storage," W. F. Beausoleil, IBM TDB, vol. 13, No. 5, Oct. 1970, pp. 1336-1337.
"Prepaging in Memory Hierarchies", C. Scheunemann, IBM TDB, vol. 21, No. 4, Sep. 1978, pp. 1512-1513.
FR 2 326740, (Siemens).

Affiliated with

Also associated with

Rating

Method and arrangement for fast access to CCD-stores does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and arrangement for fast access to CCD-stores, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement for fast access to CCD-stores will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1950218