Method and architecture for complex datapath decimation and...

Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06470365

ABSTRACT:

FIELD OF THE INVENTION
The present invention is directed to an efficient method and architecture that performs both decimation and channel filtering for complex signals, and more particularly to a communication device capable of decimation and channel filtering using the same architecture for both functions.
BACKGROUND OF THE INVENTION
To achieve optimal static, simulcast, and fading performance in a wireless receiver, a multi-bit digital detector such as a correlator based demodulator is typically required. A sufficient number of bits of dynamic range must be provided at the input of such a type of detector to achieve this. Thus, an analog-to-digital (A/D) conversion needs to be performed at a particular point in the receiver signal path to provide the desired number of bits of resolution at the detector. In the latest technology, one of the most cost and power efficient ways to provide a large dynamic range is to use a 1-bit oversampled sigma delta AID converter. However, to convert from the high oversampled rate of the sigma delta converter to the much lower baseband sampling rate while trying to preserve the in-band signal-to-noise ratio, a decimation filter is required. In addition, following the decimation filter, a channel filter is typically needed in a wireless receiver to sufficiently attenuate interfering adjacent channel signals before digital detection can be performed. Currently, there are no low cost power efficient architectures to provide both decimation and channel filtering. Thus, what is needed is a very low cost and power efficient hardware architecture to perform both decimation as well as channel filtering using the same basic architecture.


REFERENCES:
patent: 5410498 (1995-04-01), Staver
patent: 5621345 (1997-04-01), Lee et al.
patent: 5689449 (1997-11-01), Saramaki et al.
patent: 5717617 (1998-02-01), Chester
patent: 5751615 (1998-05-01), Brown
patent: 5777908 (1998-07-01), Inogai
patent: 5880973 (1999-03-01), Gray et al.
patent: 6260053 (2001-07-01), Maulik et al.
patent: 6279019 (2001-08-01), Oh et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and architecture for complex datapath decimation and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and architecture for complex datapath decimation and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and architecture for complex datapath decimation and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2952668

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.