Television – Synchronization – Sync generation
Reexamination Certificate
2005-08-30
2005-08-30
Miller, John (Department: 2614)
Television
Synchronization
Sync generation
C348S523000, C348S524000
Reexamination Certificate
active
06937290
ABSTRACT:
A method and circuit for generating a train of synthesized sync pulses in accordance with the Bresenham algorithm in response to an input clock having frequency Fi, such that the leading edges of the pulses occur at least nearly periodically, with time-averaged frequency at least nearly equal to (A/T)Fi, where A and T are integers, and such that the accumulated error, between the actual time interval between the first and last leading edges of Z consecutive ones of the pulses and the time ZT/(AFi), never exceeds 1/Fi. When Fiis equal to (T/A)Fo, where Fois a predetermined output line frequency, an embodiment of the sync pulse generator includes an accumulator which stores a Count value, a comparator, and logic circuitry for generating the sync pulse train in response to a binary signal asserted by the comparator (and typically also control data that determines a configuration of the logic circuitry). The Count value is set to zero in response to a Frame Start event, and then increases by the above-noted integer value, A, once per input clock cycle. During each input clock cycle, the comparator compares the Count value in the accumulator with the above-noted integer value, T. In response to the comparator output indicating that the Count value has risen to a value greater than or equal to T, the Count value in the accumulator is reduced by the value T−A and the logic circuitry asserts the leading edge of a sync pulse. In typical cases in which the sync pulses are for use in clocking, generating, or synchronizing with a video signal (and the initial value is zero), the ratio T/A is equal to the number of input clock cycles per line of the video signal (i.e., the number of input clock cycles required to clock out a line of the video signal to a display device using an output clock having the output clock frequency).
REFERENCES:
patent: 4991188 (1991-02-01), Perkins
patent: 6014125 (2000-01-01), Herbert
patent: 6269136 (2001-07-01), Hansen et al.
patent: 6433829 (2002-08-01), Nagamine et al.
patent: 6563484 (2003-05-01), Song
patent: 6597403 (2003-07-01), Nagamine et al.
patent: 6727956 (2004-04-01), Suzuki et al.
patent: 6778170 (2004-08-01), Shu et al.
Nagy Michael B.
Riach Duncan
Miller John
Moser Patterson & Sheridan LLP
nVIDIA Corporation
Tran Trang U.
LandOfFree
Method and apparatus using the Bresenham algorithm to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus using the Bresenham algorithm to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus using the Bresenham algorithm to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3522456