Boots – shoes – and leggings
Patent
1989-02-03
1992-04-28
Lee, Thomas C.
Boots, shoes, and leggings
3642318, 36423951, 3642391, 3642443, 3642388, 3649264, 36493981, 3649480, 3642631, 36494834, 3649576, 3649642, 3642434, 364DIG1, G06F 934, G06F 938
Patent
active
051094959
ABSTRACT:
To execute variable-length instructions independently of instruction preprocessing, a central processing unit is provided with a set of queues in the data and control paths between an instruction unit and an execution unit. The queues include a "fork" queue, a source queue, a destination queue, and a program counter queue. The fork queue contains an entry of control information for each instruction processed by the instruction unit. This control information corresponds to the opcode for the instruction, and preferably it is a microcode "fork" address at which a microcode execution unit begins execution to execute the instruction. The source queue specifies the source operands for the instruction. Preferably the source queue stores source pointers and the operands themselves are included in a separate "source list" in the case of operands fetched from memory or immediate data from the instruction stream, or are the contents of a set of general purpose registers in the execution unit. The destination queue specifies the destination for the instruction, for example, either memory or general purpose registers. The program counter queue contains the starting value of the program counter for each of the instructions passed from the instruction unit to the execution unit. Preferably the queues are large enough to hold control information and data for up to six instructions. The queues therefore shield the execution unit and the instruction unit from each others complexities and provide a buffer to allow for an uneven processing rate in either of them.
REFERENCES:
patent: 3949379 (1976-04-01), Ball
patent: 4392200 (1983-07-01), Arulpragasam
patent: 4395758 (1983-07-01), Helenius et al.
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4509116 (1985-04-01), Lackey et al.
patent: 4543626 (1985-09-01), Bean et al.
patent: 4750112 (1988-06-01), Jones et al.
patent: 4890218 (1989-12-01), Bram
patent: 4926323 (1990-05-01), Baror et al.
patent: 4967338 (1990-10-01), Kibohara et al.
Fossum et al., "An Overview of the VAX 8600 System", Digital Technical Journal, No. 1, Aug. 1985, pp. 8-23.
Troiani et al., "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture", Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
Fossum et al., "The F Box, Floating Point in the VAX 8600 System", Digital Technical Journal, No. 1, Aug. 1985, pp. 43-53.
G. Desrochers, Principles of Parallel and Multiprocessing, Intertext Publications, Inc., McGraw-Hill Book Co., 1987, pp.1 54-163.
Fite David B.
Fossum Tryggve
Grundmann William R.
Manely Dwight P.
McKeen Francis X.
Digital Equipment Corp.
Kim Ken S.
Lee Thomas C.
LandOfFree
Method and apparatus using a source operand list and a source op does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus using a source operand list and a source op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus using a source operand list and a source op will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1253975