Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2007-09-17
2008-11-04
Nguyen, Linh V (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S118000, C341S120000, C341S155000
Reexamination Certificate
active
07446687
ABSTRACT:
An N-bit delta-sigma modulator reduces circuit errors associated with an internal N-bit digital-to-analog converter by replacing the N-bit digital-to-analog converter with a digital feedback circuit comprising a ternary digital-to-analog converter and an (N−1)-bit digital-to-analog converter. The internal N-bit digital-to-analog converter is typically used to generate a global feedback signal that is provided to a first summation circuit. To provide an equivalent function but with better noise transfer characteristics, the digital feedback circuit generates two feedback signals. The ternary digital-to-analog converter is part of a first feedback path that generates a first feedback signal for the first summation circuit, and the (N−1)-bit digital-to-analog converter is part of a second feedback path that generates a second feedback signal for the first summation circuit or a subsequent summation circuit.
REFERENCES:
patent: 4441136 (1984-04-01), Hampshire
patent: 4558361 (1985-12-01), Catros
patent: 4700173 (1987-10-01), Araki et al.
patent: 4751496 (1988-06-01), Araki
patent: 4943807 (1990-07-01), Early et al.
patent: 5012244 (1991-04-01), Wellard et al.
patent: 5187482 (1993-02-01), Tiemann et al.
patent: 5404142 (1995-04-01), Adams et al.
patent: 5416481 (1995-05-01), Chen
patent: 5684482 (1997-11-01), Galton
patent: 5729230 (1998-03-01), Jensen et al.
patent: 5835038 (1998-11-01), Nakao et al.
patent: 5889482 (1999-03-01), Zarubinsky
patent: 5982313 (1999-11-01), Brooks et al.
patent: 6016113 (2000-01-01), Binder
patent: 6064871 (2000-05-01), Leung
patent: 6087969 (2000-07-01), Stockstad et al.
patent: 6150969 (2000-11-01), Melanson
patent: 6184812 (2001-02-01), Younis et al.
patent: 6271782 (2001-08-01), Steensgaard-Madsen
patent: 6304608 (2001-10-01), Chen et al.
patent: 6346898 (2002-02-01), Melanson
patent: 6351229 (2002-02-01), Wang
patent: 6362762 (2002-03-01), Jensen et al.
patent: 6362763 (2002-03-01), Wang
patent: 6396428 (2002-05-01), Cheng
patent: 6414615 (2002-07-01), Cheng
patent: 6445318 (2002-09-01), Ruha et al.
patent: 6462685 (2002-10-01), Korkala
patent: 6473019 (2002-10-01), Ruha et al.
patent: 6642874 (2003-11-01), Lin et al.
patent: 6657500 (2003-12-01), Chen
patent: 6670902 (2003-12-01), Melanson et al.
patent: 6674381 (2004-01-01), Gomez et al.
patent: 6680682 (2004-01-01), Arnaud et al.
patent: 6693572 (2004-02-01), Oliaei et al.
patent: 6765517 (2004-07-01), Ali
patent: 6791400 (2004-09-01), Lou
patent: 6838929 (2005-01-01), Mitteregger
patent: 6880262 (2005-04-01), Jensen
patent: 6930624 (2005-08-01), Hezar et al.
patent: 6940434 (2005-09-01), Brooks
patent: 6954161 (2005-10-01), Inukai et al.
patent: 6980144 (2005-12-01), Maloberti et al.
patent: 6980145 (2005-12-01), Tammineedi
patent: 7042375 (2006-05-01), van Engelen
patent: 7095345 (2006-08-01), Nguyen et al.
patent: 7098730 (2006-08-01), Shui
patent: 7129873 (2006-10-01), Kawamura
patent: 7158063 (2007-01-01), Motz et al.
patent: 7339510 (2008-03-01), Zierhofer
patent: 7388533 (2008-06-01), Kim et al.
patent: 2002/0175846 (2002-11-01), Sakimura
patent: 2005/0030212 (2005-02-01), Brooks
patent: 2005/0128111 (2005-06-01), Brooks
patent: 2006/0139109 (2006-06-01), Oustaloup et al.
patent: 2007/0216557 (2007-09-01), Ebner et al.
patent: 0084353 (1983-07-01), None
patent: 0964524 (1999-12-01), None
patent: 1418674 (2004-05-01), None
patent: 60263534 (1984-06-01), None
patent: 2003258644 (2003-09-01), None
patent: WO 00/63786 (2000-10-01), None
Paton, Susan, et al., “A 70 -mW 300 MHz CMOS Continuous-Time SD ADC with 15 MHz Bandwidth and 11 Bits of Resoulation,” IEEE Journal of Solid State Circuits, vol. 39, No. 7, Jul. 2004.
Yan, Shouli, et al., “A Continuous-Time SD Modulator with 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth,” IEEE Journal, on Solid State Circuits, vol. 39, No. 1, Jan. 2001.
Xia, Bo et al., An RC Time Constant Auto-Tuning Structure for High Linearity Continuous-Time Modulators and Active Filters, IEEE Transactions on Circuits and Systems, pp. 2179-2188, I: Regular Papers, vol. 51, No. 11, Nov. 2004.
Norsworthy S R et al.: “Delta-Sigma Data Converters” Delta-Sigma Data Converters. Theory Design, and Simulation, New York, NY: IEEE, US, 1997, pp. 197-199, 309-313, XP002322216 ISBN: 0-7803-1045-4.
Norsworthy S R et al. Institute of Electrical and Electronics Engineers: “Effective Dithering of Sigma-Delta Modulators” Proceedings of the International Symposium on Circuits and Systems. (ISCAS), New York, IEEE, US, vol. vol. 4 Conf. 25, May 3, 1992, pp. 1304-1307, XP010061387 ISBN: 0-7803-0593-0.
Silva,J. et al., “Wideband low-distortion delta-sigma ADC topology”. Electronics Letters, Jun. 7, 2001, vol. 37, No. 12, pp. 737-738.
Wu, X., et al., “One-bit processing for digital control”. IEE Proc.-Control Theory Appl., vol. 152, No. 4, Jul. 2005, pp. 403-410.
Knobbe Martens Olson & Bear LLP
Nguyen Linh V
Realtek Semiconductor Corp.
LandOfFree
Method and apparatus to reduce internal circuit errors in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to reduce internal circuit errors in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to reduce internal circuit errors in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027225