Method and apparatus to implement DC offset correction in a...

Details Method and apparatus to implement DC offset correction in a... Method and apparatus to implement DC offset correction in a...

2003-12-09

2008-11-11

Payne, David C. (Department: 2611)

Pulse or digital communications

Receivers

Automatic baseline or threshold adjustment

C375S316000

Reexamination Certificate

active

07450665

ABSTRACT:
A sigma delta converter configured for DC offset correction is presented. The sigma delta modulator has integrator circuitry including an integrator input and an integrator output. An input signal received at the integrator input has an input AC voltage component and a DC offset component. Capacitors are connected to the integrator input, and a first set of switches is connected to the pair of capacitors. The first set of switches transfer a first charge to the pair of capacitors during a first phase, and a second set of switches transfer the first charge and a second charge to the integrator input.

REFERENCES:
patent: 6005506 (1999-12-01), Bazarjani et al.
patent: 6040793 (2000-03-01), Ferguson et al.
patent: 6204787 (2001-03-01), Baird
patent: 6313685 (2001-11-01), Rabii
patent: 6400295 (2002-06-01), Van Herzeele
patent: 6504498 (2003-01-01), O'Brien
patent: 6529015 (2003-03-01), Nonoyama et al.

Affiliated with

Also associated with

Rating

Method and apparatus to implement DC offset correction in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to implement DC offset correction in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to implement DC offset correction in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4020619