Method and apparatus to efficiently store error codes

Details Method and apparatus to efficiently store error codes Method and apparatus to efficiently store error codes

1995-06-23

1998-03-31

Baker, Stephen M.

Excavating

371 401, G06F 1110

Patent

active

057346640

ABSTRACT:
Methods and apparati allow a more compact error correction code which corrects and detects one or more bit errors and detects a memory chip failure to be used for the detection and correction of errors. Rather than store data in groups of bits equal to the width of the memory chip, data is stored in groups of bits smaller than the width of a chip. An error correction code is used that detects the failure of a chip having the width of the group. Because the group is smaller than the width of the chip, a smaller error code may be used.

REFERENCES:
patent: 5206855 (1993-04-01), Gruender, Jr. et al.
patent: 5450423 (1995-09-01), Iwasaki et al.
patent: 5490155 (1996-02-01), Abdoo et al.
Bossen, "b-Adjacent Error Correction", IBM J. Res. Develop., Jul. 19, 1970, pp. 402-408.
Rosenberg, "Dictionary of Computers, Information Processing & Telecommunications" 2nd ed., copyright Dec. 1987, John Wiley & Sons, pub., pp. 214, 215.
Dunning, L.A., "SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems", IEEE Transactions on Computers, vol. C-34, No. 6, Jun. 1985, pp. 557-562, New York, USA.
International Search Report to International Application No. PCT/US96/09682, issued Nov. 6, 1996.

Affiliated with

Also associated with

Rating

Method and apparatus to efficiently store error codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to efficiently store error codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to efficiently store error codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-57729