Method and apparatus to distribute spare cells within a standard

Details Method and apparatus to distribute spare cells within a standard Method and apparatus to distribute spare cells within a standard

1994-11-16

1997-04-22

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, G06F 1750

Patent

active

056234201

ABSTRACT:
A method and apparatus to distribute spare cells into a standard cell region of an integrated circuit is described. An initial layout of standard cells is first generated by a place and route tool. Afterwards, the initial layout is processed by a spare cell distribution mechanism that simultaneously processes a directive file. The spare cell distribution mechanism distributes, according to a predefined criteria, a preselected cluster of spare cells within the initial layout of standard cells. This processing results in an optimal distribution of spare standard cells within the standard cell region of the semiconductor. The spare cell distribution mechanism also inserts vertical wire terminators into the standard cell region to promote vertical routing, and thus shorter routing paths. In addition, the spare cell distribution mechanism inserts ground connectors and power connectors in the standard cell region to generate a ground and power paths. The outputs of the inserted spare cells may be connected to the ground and power paths until they are subsequently re-routed to correct logic defects in the standard cell region.

REFERENCES:
patent: 4783749 (1988-11-01), Duzy et al.
patent: 4975854 (1990-12-01), Yabe
patent: 5222031 (1993-06-01), Kaida
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5497334 (1996-03-01), Russell et al.
"Fault Tolerant Memory Designs for Improved Yield and Reliability", by A. Noore, IEEE Circuits and Systems, 1990 IEEE International Symposium, pp. 2744-2747.
"An Algorithm for Placement of Standard Cells in Integrated Circuit", by R. Kuznar and B. Zajc, IEEE, MELECON '91: Mediterranean Electrotechnical Conference, pp. 234-237.
"A Fault-Tolerant Array Processor Designed for Testability and Self-Reconfiguration", by Jain et al. IEEE Journal of Solid-State Circuits, vol. 26, No. 5, May 1991, pp. 778-788.
"Probabilistic Analysis and Algorithms Reconfiguration of Memeory Arrays", by W. Shi and K. Fuchs, IEEE Transactions on Computer-Aided Design, vol. 11, No. 9, Sep. 1992, pp. 1153-1160.
"Hypergraph Coloring and Reconfiguration RAM Testing", by M. Franklin and K. Saluja, IEEE Transactions on Computers, vol. 43, No. 6, Jun. 1994, pp. 725-736.

Affiliated with

Also associated with

Rating

Method and apparatus to distribute spare cells within a standard does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to distribute spare cells within a standard, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to distribute spare cells within a standard will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-345991