Method and apparatus providing input buffer design using...

Details Method and apparatus providing input buffer design using... Method and apparatus providing input buffer design using...

2007-12-18

2007-12-18

Choe, Henry (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including differential amplifier

C330S260000

Reexamination Certificate

active

11208858

ABSTRACT:
An input buffer includes a first stage for receiving an input signal and having a first pair of complementary output signals, the first stage including an input circuit for receiving the input signal, an output circuit for generating the first pair of complementary output signals based on the input signal, a resistance feedback circuit connected to the first pair of complementary output signals and generating a feedback signal, and a common mode circuit for balancing the complementary outputs based on the feedback signal.

REFERENCES:
patent: 4571554 (1986-02-01), Martin et al.
patent: 4958133 (1990-09-01), Bazes
patent: 6486713 (2002-11-01), Wright et al.
patent: 6806743 (2004-10-01), Saito et al.
patent: 6940328 (2005-09-01), Lin
patent: 7053712 (2006-05-01), Bonaccio et al.
patent: 7164615 (2007-01-01), Park et al.
patent: 2002/0011877 (2002-01-01), Lim
patent: 2005/0243644 (2005-11-01), Taruishi et al.
patent: 407307625 (1995-11-01), None

Affiliated with

Also associated with

Rating

Method and apparatus providing input buffer design using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus providing input buffer design using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus providing input buffer design using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3847414