Method and apparatus of power ring positioning to minimize...

Details Method and apparatus of power ring positioning to minimize... Method and apparatus of power ring positioning to minimize...

2011-01-04

2011-01-04

Pham, Hoai v (Department: 2892)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

C257S782000, C257S784000, C257SE23060

Reexamination Certificate

active

07863716

ABSTRACT:
A method and/or an apparatus of power ring positioning to minimize crosstalk are disclosed. In one embodiment, a method includes generating an array of fingers between a power ring and a die, applying a signal wire between a bond pad of the die and a particular finger of the array of fingers, and applying a shielding wire between an adjacent bond pad and the power ring, such that the shielding wire is longer than the signal wire and does not couple to any of the array of fingers. The shielding wire may be placed between adjacent ones of the signal wire to minimize crosstalk between the adjacent ones of the signal wire.

REFERENCES:
patent: 6765301 (2004-07-01), Wu et al.

Affiliated with

Also associated with

Rating

Method and apparatus of power ring positioning to minimize... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus of power ring positioning to minimize..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus of power ring positioning to minimize... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2680440