Method and apparatus of high speed encryption and decryption

Details Method and apparatus of high speed encryption and decryption Method and apparatus of high speed encryption and decryption

2007-12-12

2011-10-11

Moazzami, Nasser (Department: 2436)

Cryptography

Particular algorithmic function encoding

C380S029000, C380S044000, C708S233000, C708S492000

Reexamination Certificate

active

08036377

ABSTRACT:
The disclosure provides a hardware architecture for encryption and decryption device. The hardware architecture can improve the encryption and decryption data rate by using parallel processing, and pipeline operation. Further, the hardware architecture can save footprint by sharing hardware components. Additionally, the hardware architecture can be associated with a memory to protect the information stored at the memory. The encryption device can include a tweaking value manager that is configured to generate an array of tweaking values corresponding to the array of data blocks based on a tweaking encryption key, a first encryption unit that is configured to encrypt a first portion of the array of data blocks into a first portion of encrypted data blocks based on corresponding tweaking values and a data encryption key, a second encryption unit that is configured to encrypt a second portion of the array of data blocks into a second portion of encrypted data blocks based on corresponding tweaking values and the data encryption key, and a data block combiner that is configured to combine the first portion of encrypted data blocks and the second portion of encrypted data blocks into an array of encrypted data blocks.

REFERENCES:
patent: 4731843 (1988-03-01), Holmquist
patent: 5768390 (1998-06-01), Coppersmith et al.
patent: 6028939 (2000-02-01), Yin
patent: 7221763 (2007-05-01), Verbauwhede
patent: 2002/0191784 (2002-12-01), Yup et al.
patent: 2004/0131182 (2004-07-01), Rogaway
patent: 2005/0286720 (2005-12-01), Fukuoka et al.
patent: 2006/0050874 (2006-03-01), Matsui et al.
patent: 2006/0098816 (2006-05-01), O'Neil
patent: 2006/0126843 (2006-06-01), Brickell et al.
patent: 2006/0285684 (2006-12-01), Rogaway
patent: 2007/0058806 (2007-03-01), Ferguson
patent: 2007/0081668 (2007-04-01), McGrew et al.
patent: 2008/0270505 (2008-10-01), Bolotov et al.
Shai Halevi et al, “A Parallelizable Enciphering Mode”, pp. 292-304, Springer-Verlag Berlin Heidelberg, 2004.
Shai Halevi et al, “A Tweakable Enciphering Mode”, pp. 482-499, International Association for Cryptologic Research, 2003.
Ian F. Blake et al, “Encryption of Stored Data in Networks: Analysis of a Tweaked Block Cipher”, pp. 1-16, IEEE, 2004.
Moses Liskov et al, “Tweakable Block Ciphers”, pp. 31-46, Springer-Verlag Berlin Heidelberg, 2002.
Morris Dworkin, “Recommendation for Block Cipher Modes of Operation Methods and Techniques”, pp. 1-68, NIST Special Publication 800-38 A, 2001.
Anna Labbe et al, “AES Implementation on FPGA: Time—Flexibility Tradeoff”, pp. 836-844, Springer-Verlag Berlin Heidelberg, 2002.
“Advanced Encryption Standard (AES),” Nov. 26, 2001, Federal Information Processing Standards Publication 197.
“AES Key Wrap Specification,” Nov. 16, 2001.
“IEEE P1619™/D11 Draft Standard for Standard Architecture for Encrypted Shared Storage Media,” Dec. 2006, IEEE Computer Society Committee.

Affiliated with

Also associated with

Rating

Method and apparatus of high speed encryption and decryption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus of high speed encryption and decryption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus of high speed encryption and decryption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4282739