Method and apparatus including independent virtual address trans

Details Method and apparatus including independent virtual address trans Method and apparatus including independent virtual address trans

1992-07-29

1996-06-25

Lane, Jack A.

395416, 395417, G06F 1210

Patent

active

055308210

ABSTRACT:
A method of virtual memory addressing control and information apparatus therefor for making a virtual address translation mechanism independently operate in the operating system of a virtual memory controlling architecture. In an information processing apparatus which employs the present invention, the address translating section is separated from the kernel of the operating system (OS) as an address translation server and they communicate with each other by communication messages. The address translation server calculates a physical address with reference to a process page table and system page table upon reception of a process identifier and virtual address from the OS kernel.

REFERENCES:
patent: 3781808 (1973-12-01), Aheam et al.
patent: 4802084 (1989-01-01), Ikegaya et al.
patent: 5063500 (1991-11-01), Shorter
patent: 5129071 (1992-07-01), Yamagata
Mano, Morris; Computer System Architecture; .COPYRGT.1982; pp. 428-429 & 495-501.

Affiliated with

Also associated with

Rating

Method and apparatus including independent virtual address trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus including independent virtual address trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus including independent virtual address trans will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2196678